PARAMETRIC STUDY OF TEMPERATURE PROFILES IN CHIPS JOINED BY CONTROLLED COLLAPSE TECHNIQUES

被引:7
作者
OKTAY, S
机构
关键词
D O I
10.1147/rd.133.0272
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:272 / &
相关论文
共 9 条
[1]  
Bird R.B., 2007, TRANSPORT PHENOMENA, V2nd
[2]  
Carslaw H. S., 1947, CONDUCTION HEAT SOLI
[3]   SOLID LOGIC TECHNOLOGY - VERSATILE HIGH-PERFORMANCE MICROELECTRONICS [J].
DAVIS, EM ;
HARDING, WE ;
SCHWARTZ, RS ;
CORNING, JJ .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1964, 8 (02) :102-&
[4]  
Fenech H., 1963, J HEAT TRANS-T ASME, V85, P15, DOI [10.1115/1.3686003, DOI 10.1115/1.3686003]
[5]  
GOLDMANN LS, 1968, IBM J RES DEVELOP, V13, P251
[6]  
Kutateladze SS, 1963, FUNDAMENTALS HEAT TR
[7]  
LALLIER KW, T41BM0031 NATA
[8]   CONTROLLED COLLAPSE REFLOW CHIP JOINING [J].
MILLER, LF .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1969, 13 (03) :239-&
[9]  
PERRI JA, 1965, SEMICOND PROD SOLID, V8, P19