SYSTEMATIC PROCEDURES FOR REALIZING SYNCHRONOUS SEQUENTIAL MACHINES USING FLIP-FLOP MEMORY .2.

被引:5
作者
CURTIS, HA
机构
关键词
D O I
10.1109/TC.1970.5008901
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:66 / &
相关论文
共 4 条
[1]  
CURTIS HA, 1969, IEEE T COMPUT, VC 18, P1121
[2]  
DOLOTTA TA, 1964, IEEE T ELECTRON COMP, VEC13, P549
[3]   ON STRUCTURE OF REALIZATIONS USING FLIP-FLOP MEMORY ELEMENTS [J].
HARLOW, C ;
COATES, CL .
INFORMATION AND CONTROL, 1967, 10 (02) :159-&
[4]   OPTIMIZATION OF REDUCED DEPENDENCIES FOR SYNCHRONOUS SEQUENTIAL MACHINES [J].
WEINER, P ;
SMITH, EJ .
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1967, EC16 (06) :835-+