A CMOS LOGARITHMIC IF AMPLIFIER WITH UNBALANCED SOURCE-COUPLED PAIRS

被引:47
作者
KIMURA, K
机构
[1] Devices Development Department Mobile Communications Division, Ikebe-cho, Midori-ku, Yokohama 226, NEC Corporation
关键词
D O I
10.1109/4.179206
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A CMOS logarithmic intermediate-frequency (IF) amplifier, which is applied to mobile telecommunications equipment, is presented. The CMOS logarithmic IF amplifier has pseudologarithmic rectifiers made from parallel-connecting full-wave rectifiers, consisting of unbalanced source-coupled pairs with the cross-coupled input stage and parallel-connected output stage. A +/-3-dB logarithmic accuracy, a 90-dB input dynamic range, and a -30 to 80-degrees-C operating temperature range were achieved with the 1.3-mum double-polysilicon n-well CMOS process. Typical power consumption by the logarithmic IF amplifier in the fabricated CMOS LSI was 5.5 mW. The block area for the logarithmic IF amplifier was 0.8 mm2.
引用
收藏
页码:78 / 83
页数:6
相关论文
共 4 条
[1]  
Geiger R. L., 1990, VLSI DESIGN TECHNIQU
[2]  
GILBERT B, 1989, ANALOG DEVICES, V23, P3
[3]  
HUGHES RS, 1971, LOGARITHMIC VIDEO AM
[4]  
KIMURA K, 1992, Patent No. 5107150