CMOS DEVICE MODELING FOR SUBTHRESHOLD CIRCUITS

被引:12
作者
GODFREY, MD
机构
[1] Information Systems Laboratory, Electrical Engineering Department, Stanford University, Stanford
来源
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 1992年 / 39卷 / 08期
关键词
D O I
10.1109/82.168945
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
There is a need for a simple model of MOS device behavior that covers the subthreshold regime and the transition to above threshold. The need for such a model will increase as increasing use is made of subthreshold operation for analog computation and for very low-power applications. This paper explores such models and proposes a formulation that appears to provide results as good as process variation permits, and which is well-suited to efficient computation. The exponential dependence of source-drain current on gate voltage in subthreshold implies that current values may be very sensitive to variation in parameter values (particularly those that appear in exponents). This problem is investigated, particularly with respect to threshold voltage, I0 and kappa.
引用
收藏
页码:532 / 539
页数:8
相关论文
共 11 条
[1]  
[Anonymous], 1989, ANALOG VLSI NEURAL S
[2]   CAD MODEL FOR THRESHOLD AND SUBTHRESHOLD CONDUCTION IN MOSFETS [J].
ANTOGNETTI, P ;
CAVIGLIA, DD ;
PROFUMO, E .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (03) :454-458
[3]  
DE VK, 1991, IEEE J SOLID STATE C, V26
[4]  
Enz C. C., 1989, THESIS ECOLE POLYTEC
[5]  
Maher M. A., 1987, Advanced Research in VLSI. Proceedings of the 1987 Stanford Conference, P211
[6]  
PAVASOVIC A, 1991, NONDESTRUCTIVE CHARA
[7]  
PAVASOVIC A, 1990, THESIS J HOPKINS U
[8]   BSIM - BERKELEY SHORT-CHANNEL IGFET MODEL FOR MOS-TRANSISTORS [J].
SHEU, BJ ;
SCHARFETTER, DL ;
KO, PK ;
JENG, MC .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (04) :558-566
[9]  
SWANSON RM, 1974, THESIS STANFORD U ST
[10]   PROBLEMS IN PRECISION MODELING OF THE MOS-TRANSISTOR FOR ANALOG APPLICATIONS [J].
TSIVIDIS, Y ;
MASETTI, G .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1984, 3 (01) :72-79