BANDPASS SIGMA-DELTA ANALOG-TO-DIGITAL CONVERSION

被引：32

作者：

JANTZI, S ^{[1
]}

SCHREIER, R ^{[1
]}

SNELGROVE, M ^{[1
]}

机构：

[1] OREGON STATE UNIV,DEPT ELECT ENGN & COMP SCI,CORVALLIS,OR 97331

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS | 1991年 / 38卷 / 11期

关键词：

D O I：

10.1109/31.99179

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The traditional low-pass SIGMA-DELTA-analog-to-digital converter is extended to the bandpass case. For input signals with small relative bandwidths, bandpass SIGMA-DELTA-converters offer high signal-to-noise ratios at significantly lower sampling rates than are required for low-pass SIGMA-DELTA-converters. A sixth-order single-ended switched-capacitor circuit, clocked at 3 MHz, is designed to convert bandpass signals centered at 455 kHz with 20-kHz bandwidth. Time-domain circuit simulations find that this modulator realizes a 94-dB signal-to-noise ratio for a half-scale input, giving roughly 16-bit performance.

引用

页码：1406 / 1409

页数：4

共 11 条

[1] THE DESIGN OF SIGMA-DELTA MODULATION ANALOG-TO-DIGITAL CONVERTERS [J].

BOSER, BE ;

WOOLEY, BA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (06) :1298-1308

[2]

Candy J. C., 1991, OVERSAMPLING DELTA S

[3]

DATTORO J, 1989, 7TH P AES INT C

[4]

FERGUSON PF, 1990, P IEEE INT S CIRCUIT, P890

[5]

Lee W. L., 1987, THESIS MIT

[6] A 14-BIT 80-KHZ SIGMA DELTA-A D CONVERTER - MODELING, DESIGN, AND PERFORMANCE EVALUATION [J].

NORSWORTHY, SR ;

POST, IG ;

FETTERMAN, HS .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (02) :256-266

[7]

OUSLIS C, 1990, 1ST P INT C EL ENG A, P227

[8] BANDPASS SIGMA-DELTA MODULATION [J].

SCHREIER, R ;

SNELGROVE, M .

ELECTRONICS LETTERS, 1989, 25 (23) :1560-1561

[9]

SCHREIER R, 1990, P ISCAS JUN, P1801

[10]

SCHREIER R, 1991, MAY P IEEE INT S AC, P1769

← 1 2 →