DEEP UV LITHOGRAPHY FOR 64-MEGABIT DRAM APPLICATIONS

被引:1
作者
TIPTON, MC
HANRATTY, MA
机构
[1] Texas Instruments Incorporated, Semiconductor Process and Design Center, Dallas, TX 75265
关键词
D O I
10.1016/0167-9317(92)90013-H
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Deep UV lithography is an enabling technology for the fabrication of 64 megabit DRAM class devices. Wafer steppers operating at 248nm currently have both the resolution and the overlay capability to meet the stringent requirements imposed by next generation memory device design. Among the available resist processes which are applicable to DUV patterning are single level negative tone resist, trilayer resist, and surface imaging resist techniques. Process capability results are shown for each type of resist approach, followed by a discussion of the advantages and disadvantages of each. Critical dimension control and uniformity data obtained using the DESIRE(R) surface imaging process for challenging patterning levels such as contact, metal, and gate on prototype 64 megabit DRAM devices are presented. Finally, outstanding issues relating to implementation of deep UV lithography are discussed. These include the areas of equipment reliability, resist performance and availability, and process throughput.
引用
收藏
页码:47 / 58
页数:12
相关论文
共 14 条
  • [1] Tipton, Misium, Garza, Applying deep ultraviolet lithography, Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 8, (1990)
  • [2] Op de Beeck, Et al., <title>Sub-half-micron deep-UV lithography using wet and dry developable resist schemes</title>, SPIE Proc., 1262, (1990)
  • [3] Misium, Tipton, Garza, Surface imaging lithography at 248 nm, Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 8, (1990)
  • [4] Hanyu, Et al., <title>New phase-shifting mask with highly transparent SiO<formula><sub><roman>2</roman></sub></formula> phase shifters</title>, SPIE Proc., 1262, (1990)
  • [5] Op de Beech, Et al., <title>Impact of phase masks on deep-UV lithography</title>, SPIE Proc., 1463, (1991)
  • [6] Sewell, SPIE Proc., 1463, (1991)
  • [7] Komatsuzaki, Et al., Digest of the 1991 Symposium on VLSI Circuits, (1991)
  • [8] Shen, Et al., IEDM Digest of Technical Papers, (1989)
  • [9] Das, Et al., <title>ANR photoresist process optimization at 248 nm</title>, SPIE Proc., 1262, (1990)
  • [10] Pierrat, Et al., <title>ANR photoresist process optimization at 248 nm</title>, SPIE Proc., 1262, (1990)