A 200-MHz 15-mW BiCMOS sample-and-hold amplifier with 3 V supply

被引:14
作者
Razavi, B
机构
[1] AT&T Bell Laboratories, Holmdel
关键词
D O I
10.1109/4.482158
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A sample-and-hold amplifier designed for the front end of high-speed low-power analog-to-digital converters employs a BiCMOS sampling switch and a low-voltage amplifier to achieve a sampling rate of 200 MHz while allowing input/output voltage swings of 1.5 V with a 3-V supply. The circuit also incorporates a cancellation technique to relax the trade-off between the hold-mode feedthrough and the sampling speed, Fabricated in a 20-GHz 1-mu m BiCMOS technology, an experimental prototype exhibits a harmonic distortion of -65 dB with a 10-MHz analog input and occupies an area of 220 x 150 mu m(2). The measured feedthrough is -52 dB for a 50-MHz analog input and the droop rate is 40 mu V/ns.
引用
收藏
页码:1326 / 1332
页数:7
相关论文
共 4 条
  • [1] A 10-B, 75-MHZ 2-STAGE PIPELINED BIPOLAR A/D CONVERTER
    COLLERAN, WT
    ABIDI, AA
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (12) : 1187 - 1199
  • [2] POULTON K, 1988, IEEE GAAS IC S, P199
  • [3] Razavi B., 1995, PRINCIPLES DATA CONV
  • [4] SUNG J, 1994, MAY P CICC, P15