FUNCTIONAL PARTITIONING AND SIMULATION OF DIGITAL CIRCUITS

被引：9

作者：

BREUER, MA

机构：

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1970年 / C 19卷 / 11期

关键词：

D O I：

10.1109/T-C.1970.222830

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：1038 / &

共 18 条

[1] GENERAL SURVEY OF DESIGN AUTOMATION OF DIGITAL COMPUTERS [J].

BREUER, MA .

PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1966, 54 (12) :1708-+

[2]

BREUER MA, 1964, COMM ACM, V8, P443

[3] SOLID LOGIC DESIGN AUTOMATION [J].

CASE, PW ;

GRAFF, HH ;

GRIFFITH, LE ;

SPENCE, TM ;

MURLEY, WB ;

LECLERCQ, AR .

IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1964, 8 (02) :127-+

[4]

CONNOLLY TA, 1960 IRE CONV REC 2, P124

[5] HAZARD DETECTION IN COMBINATIONAL AND SEQUENTIAL SWITCHING CIRCUITS [J].

EICHELBE.EB .

IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1965, 9 (02) :90-&

[6]

HARDIE F, 1967, IEEE T ELEC COMPUTER, VEC16, P412

[7] A 3-VALUE COMPUTER DESIGN VERIFICATION SYSTEM [J].

JEPHSON, JS ;

MCQUARRI.RP ;

VOGELSBE.RE .

IBM SYSTEMS JOURNAL, 1969, 8 (03) :178-&

[8]

LAWLER EL, 1962, IEEE T ELECTRON COMP, VEC11, P86

[9] CHECKING OF COMPUTER LOGIC BY SIMULATION ON A COMPUTER [J].

LEHMAN, M ;

NETTER, Z ;

ESHED, R .

COMPUTER JOURNAL, 1963, 6 (02) :154-&

[10] DIAGNOSIS OF AUTOMATA FAILURES - A CALCULUS AND A METHOD [J].

ROTH, JP .

IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1966, 10 (04) :278-&

← 1 2 →