A 100-MIPS GAAS ASYNCHRONOUS MICROPROCESSOR

被引：8

作者：

TIERNO, JA

MARTIN, AJ

BORKOVIC, D

LEE, TK

机构：

来源：

IEEE DESIGN & TEST OF COMPUTERS | 1994年 / 11卷 / 02期

关键词：

D O I：

10.1109/54.282444

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

[No abstract available]

引用

页码：43 / 49

页数：7

共 10 条

[1] COMMUNICATING SEQUENTIAL PROCESSES [J].

HOARE, CAR .

COMMUNICATIONS OF THE ACM, 1978, 21 (08) :666-677

[2]

HOFSTEE HP, 1991, UNPUB DERIVING SOME

[3] ULTRALOW-POWER GAAS-MESFET MSI CIRCUITS USING 2-PHASE DYNAMIC FET LOGIC [J].

LASSEN, PS ;

LONG, SI ;

NARY, KR .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (10) :1038-1045

[4]

Long S.I., 1990, GALLIUM ARSENIDE DIG

[5]

Martin A. J., 1992, Formal Methods in System Design, V1, P117, DOI 10.1007/BF00464358

[6]

MARTIN AJ, 1989, ADVANCED RESEARCH IN VLSI : PROCEEDINGS OF THE DECENNIAL CALTECH CONFERENCE ON VLSI, P351

[7] COMPILING COMMUNICATING PROCESSES INTO DELAY-INSENSITIVE VLSI CIRCUITS [J].

MARTIN, AJ .

DISTRIBUTED COMPUTING, 1986, 1 (04) :226-234

[8]

MARTIN AJ, 1990, FORMAL METHODS FOR VLSI DESIGN, P237

[9] GAAS 2-PHASE DYNAMIC FET LOGIC - A LOW-POWER LOGIC FAMILY FOR VLSI [J].

NARY, KR ;

LONG, SI .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (10) :1364-1371

[10]

TIERNO JA, 1992, CSTR9219 CALTECH

← 1 →