LOW-VOLTAGE ALTERABLE EAROM CELLS WITH NITRIDE-BARRIER AVALANCHE-INJECTION MIS (NAMIS)

被引:15
作者
ITO, T
HIJIYA, S
NOZAKI, T
ARAKAWA, H
ISHIKAWA, H
SHINODA, M
机构
[1] Semiconductor Laboratory, Fujitsu Laboratories, Ltd., Kawasaki, Kanagawa
关键词
D O I
10.1109/T-ED.1979.19517
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Design and characteristics of NAMIS-EAROM cells alterable with voltages of about 10 V are demonstrated. The NAMIS cell employs a very thin silicon nitride film grown by direct thermal nitridation of a silicon substrate as the first insulating layer in a stacked-gate structure. Carrier injection into a floating gate is greatly enhanced due to low energy-barrier heights of silicon nitride. Further, a device structure suitable for low-voltage write/erase is presented. Writing is performed by using a single pulse of 10 V, 1 ms, Erasing is achieved by pulses of -5 and 10 V, 1 ms. Repetition of write/erase cycling is possible more than 105 times. Memory retention is expected to be much longer than 10 years at 125°C. The nonvolatility in the NAMIS cell is compatible with low-voltage operation, write/erase cycling, and read capacity over conventional FAMOS-type or MNOS-type memories. Copyright © 1979 by The Institute of Electrical and Electronics Engineers, Inc.
引用
收藏
页码:906 / 913
页数:8
相关论文
共 48 条
[11]   MEMORY BEHAVIOR IN A FLOATING-GATE AVALANCHE-INJECTION MOS (FAMOS) STRUCTURE [J].
FROHMANB.D .
APPLIED PHYSICS LETTERS, 1971, 18 (08) :332-&
[12]  
FROHMANBENTCHKO.D, 1971, ISSCC, P80
[13]  
GAER G, 1976, RR12 REL REP
[14]   PHOTOEMISSION OF ELECTRONS AND HOLES INTO SILICON NITRIDE [J].
GOODMAN, AM .
APPLIED PHYSICS LETTERS, 1968, 13 (08) :275-&
[15]   DIFMOS - FLOATING-GATE ELECTRICALLY ERASABLE NONVOLATILE SEMICONDUCTOR MEMORY TECHNOLOGY [J].
GOSNEY, WM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1977, 24 (05) :594-599
[16]  
HAGIWARA T, 1976, JAPAN J APPL PHYS S, V16, P211
[17]   CARRIER MOBILITY AND CURRENT SATURATION IN MOS TRANSISTOR [J].
HOFSTEIN, SR ;
WARFIELD, G .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1965, ED12 (03) :129-+
[18]  
HSIA Y, 1977, IEEE T ELECTRON DEV, V24, P568, DOI 10.1109/T-ED.1977.18780
[19]   ELECTRICALLY ALTERABLE AVALANCHE-INJECTION-TYPE MOS READ-ONLY MEMORY WITH STACKED-GATE STRUCTURE [J].
IIZUKA, H ;
MASUOKA, F ;
SATO, T ;
ISHIKAWA, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1976, 23 (04) :379-387
[20]   THERMALLY GROWN SILICON-NITRIDE FILMS FOR HIGH-PERFORMANCE MNS DEVICES [J].
ITO, T ;
NOZAKI, T ;
ARAKAWA, H ;
SHINODA, M .
APPLIED PHYSICS LETTERS, 1978, 32 (05) :330-331