LOW-VOLTAGE ALTERABLE EAROM CELLS WITH NITRIDE-BARRIER AVALANCHE-INJECTION MIS (NAMIS)

被引:15
作者
ITO, T
HIJIYA, S
NOZAKI, T
ARAKAWA, H
ISHIKAWA, H
SHINODA, M
机构
[1] Semiconductor Laboratory, Fujitsu Laboratories, Ltd., Kawasaki, Kanagawa
关键词
D O I
10.1109/T-ED.1979.19517
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Design and characteristics of NAMIS-EAROM cells alterable with voltages of about 10 V are demonstrated. The NAMIS cell employs a very thin silicon nitride film grown by direct thermal nitridation of a silicon substrate as the first insulating layer in a stacked-gate structure. Carrier injection into a floating gate is greatly enhanced due to low energy-barrier heights of silicon nitride. Further, a device structure suitable for low-voltage write/erase is presented. Writing is performed by using a single pulse of 10 V, 1 ms, Erasing is achieved by pulses of -5 and 10 V, 1 ms. Repetition of write/erase cycling is possible more than 105 times. Memory retention is expected to be much longer than 10 years at 125°C. The nonvolatility in the NAMIS cell is compatible with low-voltage operation, write/erase cycling, and read capacity over conventional FAMOS-type or MNOS-type memories. Copyright © 1979 by The Institute of Electrical and Electronics Engineers, Inc.
引用
收藏
页码:906 / 913
页数:8
相关论文
共 48 条
[31]  
NOZAWA H, 1974, FAL M APPL PHYS SOC
[32]  
RAI Y, 1975, IEDM, P313
[33]  
RODGERS T, 1977, ISSCC, P74
[34]  
Rossler B., 1975, Siemens Forschungs- und Entwicklungsberichte, V4, P345
[35]   ELECTRICALLY ERASABLE AND REPROGRAMMABLE READ-ONLY MEMORY USING N-CHANNEL SIMOS ONE-TRANSISTOR CELL [J].
ROSSLER, B .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1977, 24 (05) :606-610
[36]  
SALSBURY J, 1977, ISSCC, P186
[37]   TEST-RESULTS ON AN MNOS MEMORY ARRAY [J].
SCHUERMEYER, FL .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1977, 24 (05) :564-568
[38]  
SHIEBE A, 1977, IEEE T ELECTRON DEVI, V24, P600
[39]  
SZE SM, 1969, PHYSICS SEMICONDUCTO, P210
[40]  
TANAKA T, 1975, J JAPAN SOC APPL PHY, V44, P203