A REAL-TIME VIDEO SIGNAL-PROCESSING CHIP

被引:9
作者
CHEN, LG
LIU, YC
CHIUEH, TD
LEE, YP
机构
[1] Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan
关键词
Algorithms - Data compression - Real time systems - VLSI circuits;
D O I
10.1109/30.214812
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A real-time video signal processing chip for video data compression which combines block truncation coding (BTC) and conventional motion compensation (MC) algorithm is presented. The regularity and simplicity of the BTC algorithm strongly imply that it is quite suitable for an efficient VLSI implementation. It has been shown that the proposed BTC based system is much better than the conventional system in terms of implementation, complexity, and accuracy. Two benchmark sequences are used as test examples. The clock rate of the designed chip is about 47 MHz which is suitable for most video applications.
引用
收藏
页码:82 / 92
页数:11
相关论文
共 5 条
[1]   IMAGE COMPRESSION USING BLOCK TRUNCATION CODING [J].
DELP, EJ ;
MITCHELL, OR .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1979, 27 (09) :1335-1342
[2]   IMAGE COMPRESSION BY VARIABLE BLOCK TRUNCATION CODING WITH OPTIMAL THRESHOLD [J].
KAMEL, M ;
SUN, CT ;
GUAN, L .
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1991, 39 (01) :208-212
[3]   OVERVIEW OF THE PX64 KBIT/S VIDEO CODING STANDARD [J].
LIOU, M .
COMMUNICATIONS OF THE ACM, 1991, 34 (04) :59-63
[4]  
UDIPIKAR VR, 1985, ELECTRON LETT, V21, P900
[5]  
1990, 5E TEMP DOC