AN SEU-HARDENED CMOS DATA LATCH DESIGN

被引:73
作者
ROCKETT, LR
机构
[1] IBM Corp, Manassas, VA, USA
关键词
CMOS Data Latch - CMOS Integrated Circuits - Radiation Hardness - Single Event Upsets;
D O I
10.1109/23.25522
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1682 / 1687
页数:6
相关论文
共 3 条
  • [1] ERROR ANALYSIS AND PREVENTION OF COSMIC ION-INDUCED SOFT ERRORS IN STATIC CMOS RAMS
    DIEHL, SE
    OCHOA, A
    DRESSENDORFER, PV
    KOGA, R
    KOLASINSKI, WA
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1982, 29 (06) : 2032 - 2039
  • [2] HENLEY WB, 1987, 1987 GOMAC DIGEST PA, V13, P115
  • [3] 1973, ASTAP 5796PBH PROGR