HIGH-RESOLUTION A-D CONVERSION IN MOS-LSI

被引:45
作者
FOTOUHI, B
HODGES, DA
机构
[1] Department of Electrical Engineering and Computer Sciences, University of California, Berkeley
关键词
D O I
10.1109/JSSC.1979.1051298
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new successive approximation analog-to-digital conversion technique compatible with most MOS process technologies is described. This technique combines a string of equal value diffused resistors and a binary ratioed capacitor array in a unique circuit configuration so that 12-bit monotonicity is achieved with only 8-bit ratio-accurate circuit elements. The comparator is realized by a chopper-stabilized amplifier to reduce the inherently high input offset voltages of MOS amplifiers. Typical performance characteristics taken from a sample of IC's are presented; 12-bit monotonic conversion with differential nonlinearity less than 1/2 LSB is completed in 50 μs. The die area, less logic, is 12000 mil2 Because of assured 12-bit monotonicity, this converter should find applications of closed-loop control systems. It seems feasible to extend this technique to 14-bit resolution for use in applications such as digital audio systems. Copyright © 1979 by The Institute of Electrical and Electronics Engineers, Inc.
引用
收藏
页码:920 / 926
页数:7
相关论文
共 7 条
[1]   SINGLE CHIP ALL-MOS 8-BIT A-D CONVERTER [J].
HAMADE, AR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (06) :785-791
[2]  
HOLLOWAY P, 1976, ISSCC DIG TECH PAPER, P106
[3]   ALL-MOS CHARGE REDISTRIBUTION ANALOG-TO-DIGITAL CONVERSION TECHNIQUES .1. [J].
MCCREARY, JL ;
GRAY, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1975, 10 (06) :371-379
[4]  
Sheingold D. H., 1972, ANALOG DIGITAL CONVE ANALOG DIGITAL CONVE
[5]  
SMARANDOIU G, 1978, IEEE J SOLID-ST CIRC, V13, P504, DOI 10.1109/JSSC.1978.1051085
[6]  
SUAREZ RE, 1975, IEEE J SOLID-ST CIRC, V10, P379, DOI 10.1109/JSSC.1975.1050630
[7]   1 MV MOS COMPARATOR [J].
YEE, YS ;
TERMAN, LM ;
HELLER, LG .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (03) :294-297