PARTITIONING CONCURRENT VLSI SIMULATION PROGRAMS ONTO A MULTIPROCESSOR BY SIMULATED ANNEALING

被引：12

作者：

SHEILD, J

机构：

[1] Loughborough Univ of Technology, Loughborough, Engl, Loughborough Univ of Technology, Loughborough, Engl

来源：

IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES | 1987年 / 134卷 / 01期

关键词：

D O I：

10.1049/ip-e.1987.0005

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：24 / 30

页数：7

共 21 条

[1]

Aarts E. H. L., 1985, IEEE International Conference on Computer-Aided Design: ICCAD-85. Digest of Technical Papers (Cat. No.85CH2233-5), P206

[2]

Ackland B. D., 1985, IEEE International Conference on Computer-Aided Design: ICCAD-85. Digest of Technical Papers (Cat. No.85CH2233-5), P122

[3]

Ahuja S. R., 1983, IEEE Journal on Selected Areas in Communications, VSAC-1, P751, DOI 10.1109/JSAC.1983.1145984

[4]

Arnold J. M., 1985, IEEE International Conference on Computer-Aided Design: ICCAD-85. Digest of Technical Papers (Cat. No.85CH2233-5), P116

[5] A PROCEDURE FOR PLACEMENT OF STANDARD-CELL VLSI CIRCUITS [J].

DUNLOP, AE ;

KERNIGHAN, BW .

[6]

Fiduccia CM, 1982, 19TH P DES AUT C, P175, DOI DOI 10.1109/DAC.1982.1585498

[7]

Garey MR., 1979, COMPUTERS INTRACTABI

GIDAS, B .

[9]

GOLDBERG MK, 1983, IEEE T COMPUT AID D, P122

[10]

GREEN JW, 1984, INTL C COMP DES, P658