FCAT - LOW-VOLTAGE HIGH-SPEED ALTERABLE N-CHANNEL NON-VOLATILE MEMORY DEVICE

被引:13
作者
HORIUCHI, M [1 ]
KATTO, H [1 ]
机构
[1] HITACHI LTD,MUSASHI WORKS,KODAIRA,TOKYO 187,JAPAN
关键词
D O I
10.1109/T-ED.1979.19518
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The structure and principles of a new nonvolatile charge storage device are described. The Floating Si-gate Channel Corner A valanche Transition (FCAT) memory device is an n-channel MOS transistor with a floating gate. The p regions are placed outside the channel area by aligning them with the floating gate and are adjacent to the diffused n+ source and/or drain regions. This device can operate in the write/erase modes under low-voltage (12 V) and high-speed (< 1 ms) conditions using only a pair of positive pulses. This is achieved with a novel avalanche transition at the channel corner through a relatively thin (4–6 nm thick) oxide under the open-drain condition. Copyright © 1979 by The Institute of Electrical and Electronics Engineers, Inc.
引用
收藏
页码:914 / 918
页数:5
相关论文
共 11 条
[1]  
HARARI E, 1978 ISSCC
[2]   FORMATION AND PROPERTIES OF THIN TUNNELABLE SIO2-FILMS USING A VAPORIZED O2 SOURCE AT LIQUID N2 TEMPERATURE [J].
HORIUCHI, M ;
KAMIGAKI, Y ;
HAGIWARA, T .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1978, 125 (05) :766-771
[3]   FATIGUE PHENOMENA OF FTMIS MEMORY TRANSISTORS [J].
HORIUCHI, M ;
ITOH, Y .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1977, 24 (05) :587-590
[4]  
HORIUCHI M, UNPUBLISHED
[5]   ELECTRICALLY ALTERABLE AVALANCHE-INJECTION-TYPE MOS READ-ONLY MEMORY WITH STACKED-GATE STRUCTURE [J].
IIZUKA, H ;
MASUOKA, F ;
SATO, T ;
ISHIKAWA, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1976, 23 (04) :379-387
[6]  
ITO T, 1977 IEDM
[7]   THERMAL-OXIDATION OF SILICON IN VARIOUS OXYGEN PARTIAL PRESSURES DILUTED BY NITROGEN [J].
KAMIGAKI, Y ;
ITOH, Y .
JOURNAL OF APPLIED PHYSICS, 1977, 48 (07) :2891-2896
[8]   ELECTRICALLY ERASABLE BURIED-GATE NONVOLATILE READ-ONLY MEMORY [J].
NEUGEBAUER, CA ;
BURGESS, JF ;
STEIN, L .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1977, 24 (05) :613-618
[9]   ELECTRICALLY REPROGRAMABLE NONVOLATILE SEMICONDUCTOR MEMORY [J].
TARUI, Y ;
NAGAI, K ;
HAYASHI, Y .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1972, SC 7 (05) :369-&
[10]   BIAS-TEMPERATURE-STRESS STUDIES OF CHARGE RETENTION IN DUAL-DIELECTRIC, CHARGE-STORAGE CELLS [J].
THORNBER, KK ;
KAHNG, D ;
NEPPELL, CT .
BELL SYSTEM TECHNICAL JOURNAL, 1974, 53 (09) :1741-1770