OPTIMAL WIRESIZING UNDER ELMORE DELAY MODEL

被引:79
作者
CONG, JJS
LEUNG, KS
机构
[1] CARNEGIE MELLON UNIV,PITTSBURGH,PA 15213
[2] AT&T BELL LABS,NAPERVILLE,IL 60566
[3] INTEL CORP,SANTA CLARA,CA 95051
基金
美国国家科学基金会;
关键词
703.1 Electric Networks - 703.1.1 Electric Network Analysis - 713.5 Other Electronic Circuits - 921.5 Optimization Techniques - 921.6 Numerical Methods;
D O I
10.1109/43.365123
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we study the optimal wiresizing problem under the Elmore delay model. We show that the optimal wiresizing solutions satisfy a number of interesting properties, including the separability, the monotone property, and the dominance property. Based on these properties, we have developed a polynomial-time optimal wiresizing algorithm for arbitrary interconnect tree structures under Elmore delay model. Extensive experimental results have shown that our wiresizing solution reduces interconnect delay by up to 51% when compared to the uniform-width solution of the same routing topology. Furthermore, compared to the wiresizing solution based on a simpler RC delay model in [9], our wiresizing solution reduces the total wiring area by up to 28% while further reducing the interconnect delays to the timing-critical sinks by up to 12%.
引用
收藏
页码:321 / 336
页数:16
相关论文
共 29 条
[1]  
ALPERT CJ, 1993, MAY P IEEE INT S CIR, P1869
[2]  
BOESE KD, 1993, P DES AUT C, P182
[3]  
BOESE KD, 1993, 4TH ACM SIGDA PHYS D, P44
[4]  
CHIANG C, 1989, P IEEE INT C CAD, P2
[5]  
COHOON JP, 1991, P IEEE INT C COMPUTE, P174
[6]  
CONG J, 1988, P INT C COMP AID DES, P176
[7]  
CONG J, 1994, P 1994 INT WORKSH LO, P81
[8]  
CONG J, UCLA CSD940020 COMP
[9]   PROVABLY GOOD PERFORMANCE-DRIVEN GLOBAL ROUTING [J].
CONG, JS ;
KAHNG, AB ;
ROBINS, G ;
SARRAFZADEH, M ;
WONG, CK .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (06) :739-752
[10]  
DAI W, 1992, COMMUNICATION