A process to form large defect-free silicon-on-insulator structures on 4-in wafers, without warpage, using a layer of oxidized porous silicon in an n/n** plus /n structure is presented. CMOS devices have been fabricated in insulated single-crystal silicon islands. Mobilities comparable to bulk silicon have been measured and low-leakage junctions were realized. The advantages and limitations of the process are discussed.