PRECISE DELAY GENERATION USING COUPLED OSCILLATORS

被引:199
作者
MANEATIS, JG
HOROWITZ, MA
机构
[1] Center for Integrated Systems, Stanford University, Stanford
关键词
D O I
10.1109/4.262000
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new delay generator based on a series of coupled ring oscillators has been developed; it produces precise delays with subgate delay resolution for chip testing applications. It achieves a delay resolution equal to a buffer delay divided by the number of rings. The coupling employed forces the outputs of a linear array of ring oscillators oscillating at the same frequency to be uniformly offset in phase by a precise fraction of a buffer delay. The buffer stage used in the ring oscillators is based on a source-coupled pair and achieves high supply noise rejection while operating at low supply voltages. Experimental results from a 2-mum N-well CMOS implementation of the delay generator demonstrate that it can achieve an output delay resolution of 101 ps while operating at 141 MHz with a peak error of 58 ps.
引用
收藏
页码:1273 / 1282
页数:10
相关论文
共 3 条
[1]  
Gasbarro J. A., 1990, 1990 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. (Cat. No.90CH2824-1), P84, DOI 10.1109/ISSCC.1990.110140
[2]  
Maneatis J. G., 1993, 1993 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.93CH3272-2), P118, DOI 10.1109/ISSCC.1993.280059
[3]  
Young I. A., 1992, 1992 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. 39th ISSCC (Cat. No.92CH3128-6), P50, DOI 10.1109/ISSCC.1992.200405