TIMING VERIFICATION BY SUCCESSIVE APPROXIMATION

被引:37
作者
ALUR, R
ITAI, A
KURSHAN, RP
YANNAKAKIS, M
机构
[1] AT and T Bell Laboratories, Murray Hill
关键词
D O I
10.1006/inco.1995.1059
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We present an algorithm for verifying that a model M with timing constraints satisfies a given temporal property T. The model M is given as a parallel composition of omega-automata P-i, where each automaton P-i is constrained by bounds on delays. The property T is given as an omega-automaton as well, and the verification problem is posed as a language inclusion question L(M) subset of or equal to L(T). In constructing the composition M of the constrained automata P-i, one needs to rule out the behaviors that are inconsistent with the delay bounds, and this step is (provably) computationally expensive. We propose an iterative solution which involves generating successive approximations M(i) to M, with containment L(M) subset of or equal to L(M(j)) and monotone convergence L(M(j)) --> L(M) within a bounded number of steps. As the succession progresses, the approximations M(j) become more complex. At any step of the iteration one may get a proof or a counter-example to the original language inclusion question. The described algorithm is implemented into the verifier Cospan. We illustrate the benefits of our strategy through some examples. (C) 1995 Academic Press, Inc.
引用
收藏
页码:142 / 157
页数:16
相关论文
共 25 条
[1]  
Alur R., Courcoubetis C., Dill D.L., Model-checking in dense real-time, Inform, and Comput, 104, pp. 2-34, (1990)
[2]  
Alur R., Courcoubetis C., Halbwachs N., Dill D.L., Wong-Toi H., Minimization of timed transition systems, in "Proceedings of the Third Conference on Concurrency Theory CONCUR '92,, Lecture Notes in Computer Science, 630, pp. 340-354, (1992)
[3]  
Alur R., Dill D.L., A theory of timed automata, Theoret. Comput. Sci., 126, pp. 183-235, (1994)
[4]  
Alur R., Henzinger T.A., A really temporal logic, J. Assoc. Comput. Mach., 41, 1, pp. 181-204, (1994)
[5]  
Aggarwal S., Kurshan R.P., Modeling elapsed time in protocol specification, IFIP Protocol Specification, Testing, and Verification, 3, pp. 51-62, (1983)
[6]  
Aggarwal S., Kurshan R.P., Sharma D., A language for the specification and analysis of protocols, IFIP Protocol Specification, Testing, and Verification, 3, pp. 35-50, (1983)
[7]  
Alur R., Taubenfeld G., Results about fast mutual exclusion, Proceedings of the 13Th IEEE Realtime Systems Symposium, pp. 12-21, (1992)
[8]  
Browne M.C., Clarke E.M., Dill D.L., Mishra B., Automatic verification of sequential circuits using temporal logic, IEEE Trans. Comput, 35, 12, pp. 1035-1044, (1986)
[9]  
Clarke E.M., Emerson E.A., Sistla A.P., Automatic verification of finite-state concurrent systems using temporal-logic specifications, ACM Trans. Programming Languages Systems, 8, 2, pp. 244-263, (1986)
[10]  
Choueka Y., Theories of automata on to-tapes: A simplified approach, J. Comput. System Sci., 8, pp. 117-141, (1974)