Z-DOMAIN MODEL FOR DISCRETE-TIME PLLS

被引:78
作者
HEIN, JP
SCOTT, JW
机构
[1] AT&T Bell Lab, Reading, PA, USA
来源
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS | 1988年 / 35卷 / 11期
关键词
Electric Filters; Digital - Electronic Circuits; Timing - Integrated Circuits - Mathematical Techniques--Transfer Functions - Mathematical Transformations--Z Transforms;
D O I
10.1109/31.14463
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The well-known s-domain model for continuous-time phase-locked loops (PLLs) is a fundamental tool for the linearized analysis of these systems. For PLLs with digital inputs and outputs, however, a discrete-time z-domain model more accurately describes loop behavior. In this study, a methodology for obtaining an accurate z-domain description of a discrete-time PLL. The modeling technique transforms portions of the s-domain PLL model directly into the z-domain, requiring only straightforward algebraic manipulations even for complex loop filters. This methodology is demonstrated for a simple loop filter, and measurements from the digital signaling interface integrated circuit are used to compare s-domain, z-domain, and time-step analysis results for a more complicated loop filter. The z-domain model, although only incrementally more complicated than the s-domain model, is shown to be more accurate, especially at higher jitter frequencies.
引用
收藏
页码:1393 / 1400
页数:8
相关论文
共 5 条
[1]  
Best R., 1984, PHASE LOCKED LOOPS
[2]  
Gardner F. M., 1979, PHASELOCK TECHNIQUES, V2nd
[3]  
GARDNER FM, 1980, IEEE T COMMUN, V28
[4]  
Gray P.R., 1984, ANAL DESIGN ANALOG I
[5]  
Oppenheim A., 1975, DIGIT SIGNAL PROCESS