DIELECTRICALLY ISOLATED SATURATING CIRCUITS

被引:5
作者
LEE, FH
机构
[1] Motorola Company, Semiconductor Products Division, Phoenix, Ariz
关键词
D O I
10.1109/T-ED.1968.16422
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A description of the three main substrate preparation processes to achieve silicon dioxide dielectric isolation are described. The use of dielectric isolation for high-speed and low-power circuits is outlined, with calculations of saturation resistance and transient characteristics. Introduction of carrier lifetime-reducing gold into a dielectrically isolated wafer can cause problems, which are delineated. Final results are listed and photomicrographs of working circuits are presented. Copyright © 1968 by The Institute of Electrical and Electronics Engineers, Inc.
引用
收藏
页码:645 / &
相关论文
共 8 条
  • [1] DAVIDSOHN US, 1966, ECOM016302 TECH REP
  • [2] DICKEN HK, 1963, ELECTRONICS, V36, P32
  • [3] FORDEMWALT J, 1965, JUN MOT CO REPT
  • [4] KINOSHITA G, 1965, IEEE T NUCLEAR SCIEN, VNS12, P83
  • [5] MESSENGER GC, 1966, IEEE NUCL S, VNS13, P141
  • [6] PRICE W, 1966 IEEE GED C WASH
  • [7] PRICE W, 1965, STUDY EFFECTS SPACE, V2
  • [8] PRICE W, 1965, STUDY EFFECTS SPACE, V1