MULTIBIT SIGMA-DELTA MODULATOR WITH REDUCED SENSITIVITY TO DAC NONLINEARITY

被引:13
作者
HAIRAPETIAN, A [1 ]
TEMES, GC [1 ]
ZHANG, ZX [1 ]
机构
[1] OREGON STATE UNIV,DEPT ELECT & COMP ENGN,CORVALLIS,OR 97331
关键词
MODULATORS; CONVERTERS;
D O I
10.1049/el:19910617
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new architecture is presented for a multibit oversampled SIGMA-DELTA A/D convertor. A novel feedback arrangement is employed to reduce the sensitivity of the overall resolution to the nonlnearity of the multibit DAC. Simulations confirm the improved performance achieved by the proposed structure.
引用
收藏
页码:990 / 991
页数:2
相关论文
共 4 条
[1]  
BRANDT BP, 1991, IEEE INT SOLID STATE, P64
[2]   A NOISE-SHAPING CODER TOPOLOGY FOR 15+ BIT CONVERTERS [J].
CARLEY, LR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (02) :267-273
[3]   MULTIBIT OVERSAMPLED SIGMA-DELTA A/D CONVERTER WITH DIGITAL ERROR CORRECTION [J].
LARSON, LE ;
CATALTEPE, T ;
TEMES, GC .
ELECTRONICS LETTERS, 1988, 24 (16) :1051-1052
[4]  
LESLIE T, 1990, P IEEE INT S CIRC SY, P372