A HIGH-RESOLUTION MULTIBIT SIGMA-DELTA MODULATOR WITH INDIVIDUAL-LEVEL AVERAGING

被引:59
作者
CHEN, F
LEUNG, BH
机构
[1] VLSI Research Group, Electrical and Computer Engineering Department, University of Waterloo, Waterloo
关键词
D O I
10.1109/4.375966
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A second-order sigma-delta modulator with a 3-b internal quantizer employing the individual level averaging technique has been designed and implemented in a 1.2 mu m CMOS technology. Testing results show no observable harmonic distortion components above the noise floor. Peak SI(IV + D) ratio of 91 dB and dynamic range of 96 dB have been achieved at a dock rate of 2.56 MHz for a 20 KHz baseband, No tone is observed in the baseband as the amplitude of a 10 KHz input sine wave is reduced from -0.5 dB to -107 dB below the voltage reference. The active area of the prototype chip is 3.1 mm(2) and it dissipates 67.5 mW of power from a 5 V supply.
引用
收藏
页码:453 / 460
页数:8
相关论文
共 10 条
[1]   THE DESIGN OF SIGMA-DELTA MODULATION ANALOG-TO-DIGITAL CONVERTERS [J].
BOSER, BE ;
WOOLEY, BA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (06) :1298-1308
[2]   A USE OF DOUBLE INTEGRATION IN SIGMA DELTA MODULATION [J].
CANDY, JC .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1985, 33 (03) :249-258
[3]   A NOISE-SHAPING CODER TOPOLOGY FOR 15+ BIT CONVERTERS [J].
CARLEY, LR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (02) :267-273
[4]  
FATTARUSO J, 1993, IEEE ISSCC DIG TECH, P228
[5]   MULTIBIT SIGMA-DELTA A/D CONVERTER INCORPORATING A NOVEL CLASS OF DYNAMIC ELEMENT MATCHING TECHNIQUES [J].
LEUNG, BH ;
SUTARJA, S .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (01) :35-51
[6]   A 13-B 2.5-MHZ SELF-CALIBRATED PIPELINED A/D CONVERTER IN 3-MU-M CMOS [J].
LIN, YM ;
KIM, B ;
GRAY, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (04) :628-636
[7]  
NEJAD M, 1993, IEEE J SOLID-ST CIRC, V28, P648
[8]   QUANTIZATION NOISE SPECTRUM OF DOUBLE-LOOP SIGMA-DELTA CONVERTER WITH SINUSOIDAL INPUT [J].
RANGAN, S ;
LEUNG, B .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1994, 41 (02) :168-173
[9]  
SAKINA Y, 1990, THESIS ERL U CAL BER
[10]   MONOLITHIC 14-BIT D-A CONVERTER [J].
VANDEPLASSCHE, RJ ;
GOEDHART, D .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (03) :552-556