QUASI-SERIAL MULTIPLIER

被引:45
作者
SWARTZLANDER, EE [1 ]
机构
[1] HUGHES AIRCRAFT CO, CULVER CITY, CA 90230 USA
关键词
D O I
10.1109/T-C.1973.223717
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:317 / 321
页数:5
相关论文
共 13 条
[1]   A SIGNED BINARY MULTIPLICATION TECHNIQUE [J].
BOOTH, AD .
QUARTERLY JOURNAL OF MECHANICS AND APPLIED MATHEMATICS, 1951, 4 (02) :236-240
[2]  
BURKS AW, 1946, PRELIMINARY DISCUS 1, V1
[3]  
Dadda L., 1965, ALTA FREQ, V34, P346
[4]  
Ferrari D., 1969, Alta Frequenza, V38, P843
[5]  
FLORES I, 1963, LOGIC COMPUTER ARITH, P73
[6]   COUNTING RESPONDERS IN AN ASSOCIATIVE MEMORY [J].
FOSTER, CC ;
STOCKTON, FD .
IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (12) :1580-&
[7]   INTEGRATED-CIRCUIT DIGITAL LOGIC FAMILIES .3. ECL AND MOS DEVICES [J].
GARRETT, LS .
IEEE SPECTRUM, 1970, 7 (12) :30-&
[8]   FAST MULTIPLIERS [J].
HABIBI, A ;
WINTZ, PA .
IEEE TRANSACTIONS ON COMPUTERS, 1970, C 19 (02) :153-&
[9]   HIGH-SPEED ARITHMETIC IN BINARY COMPUTERS [J].
MACSORLEY, O .
PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1961, 49 (01) :67-&
[10]  
NEUMANN JV, 1963, COLLECT WORKS, V5, P34