A NEW DIGIT-SERIAL DIVIDER ARCHITECTURE

被引:9
作者
BASHAGHA, AE
IBRAHIM, MK
机构
[1] Department of Electrical nd Electronic Engineering, University of Nottingham, Nottineham
关键词
D O I
10.1080/00207219308907094
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new simple algorithm for performing digit-serial division is described. The non-restoring binary division algorithm has been modified to obtain an equivalent algorithm suitable for general radix. Also, a digit-serial pipelined divider architecture is presented to carry out division digit serially so that many samples can be processed simultaneously. Our architecture is different from existing digit-serial dividers in that it is based on a radix-2n division algorithm. It is simple and general for any value of n or any number of digits. Furthermore, it can be made fully pipelined and can deal with positive as well as negative operands.
引用
收藏
页码:133 / 140
页数:8
相关论文
共 15 条
[1]   RADIX-16 SIGNED-DIGIT DIVISION [J].
CARTER, TM ;
ROBERTSON, JE .
IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (12) :1424-1433
[2]  
CAVANAGH JJF, 1985, DIGITAL COMPUTER ARI
[3]  
ERCEGOVAC MD, 1984, SPIE, V495, P86
[4]   SOME CELLULAR LOGIC ARRAYS FOR NON-RESTORING BINARY DIVISION [J].
GUILD, HH .
RADIO AND ELECTRONIC ENGINEER, 1970, 39 (06) :345-+
[5]   DIGIT-SERIAL PROCESSING TECHNIQUES [J].
HARTLEY, R ;
CORBETT, P .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (06) :707-719
[6]  
Hartley R. I., 1988, 25th ACM/IEEE Design Automation Conference. Proceedings 1988 (Cat. No.88CH2540-3), P646, DOI 10.1109/DAC.1988.14834
[7]  
HWANG K, 1979, COMPUTER ARITHMETIC
[8]   DIGIT-PIPELINED ARITHMETIC AS ILLUSTRATED BY THE PASTE-UP SYSTEM - A TUTORIAL [J].
IRWIN, MJ ;
OWENS, RM .
COMPUTER, 1987, 20 (04) :61-73
[9]   NONRESTORING BINARY DIVISION USING A CELLULAR ARRAY [J].
MAJITHIA, JC .
ELECTRONICS LETTERS, 1970, 6 (10) :303-&
[10]  
PARHI KK, 1990, PROCEEDINGS OF THE INTERNATIONAL CONF ON APPLICATION SPECIFIC ARRAY PROCESSORS, P341, DOI 10.1109/ASAP.1990.145471