30-PS JOSEPHSON CURRENT INJECTION LOGIC (CIL)

被引:43
作者
GHEEWALA, TR
机构
[1] IBM T. J. Watson Research Center, Yorktown Heights
关键词
D O I
10.1109/JSSC.1979.1051271
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
-A family of novel Josephson logic circuits called current injection logic (CIL) is presented. In contrast to previous approaches, it combines magnetically coupled interferometers with novel nonlinear, injection gates to obtain ultra-fast logic speeds, wide margins, and greater fan-in and fan-out capabilities. Fastest logic delay of 30 ps/gate is measured averaged over two-and four-input OR and AND gates (average fan-in = 4.5, average fan-out = 2.5) fabricated using 2.5 µm nominal design rules. The average power dissipation of these experimental circuits is 6 µW/gate. an unprecedented logic delay of 13 ps/stage is measured on a chain of two-input OR gates, and the logic delay for a circuit consisting of two two-input OR gates, the outputs of which are “AND”ed, is measured at 26 ps. The experimental results are found to be in excellent agreement with delay estimates based upon computer simulations. Copyright © 1979 by The Institute of Electrical and Electronics Engineers, Inc.
引用
收藏
页码:787 / 793
页数:7
相关论文
共 19 条
[1]   REGULATED AC POWER FOR JOSEPHSON INTERFEROMETER LATCHING LOGIC-CIRCUITS [J].
ARNETT, PC ;
HERRELL, DJ .
IEEE TRANSACTIONS ON MAGNETICS, 1979, 15 (01) :554-557
[2]  
BROOM RF, 1978, INT SOLID STATE CIRC, P60
[3]   JOSEPHSON LATCH [J].
DAVIDSON, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (05) :583-590
[4]   SWITCHING TO ZERO VOLTAGE IN JOSEPHSON TUNNEL JUNCTIONS [J].
FULTON, TA ;
DYNES, RC .
SOLID STATE COMMUNICATIONS, 1971, 9 (13) :1069-&
[5]  
FULTON TA, 1979, APPL PHYS LETT, V34
[6]   DAMPED 3-JUNCTION INTERFEROMETERS FOR LATCHING LOGIC [J].
GEPPERT, LM ;
GREINER, JH ;
HERRELL, DJ ;
KLEPNER, S .
IEEE TRANSACTIONS ON MAGNETICS, 1979, 15 (01) :412-415
[7]  
GEPPERT LM, UNPUBLISHED
[8]  
GHEEWALA T, UNPUBLISHED
[10]  
GHEEWALA TR, 1979, APPL PHYS LETT, V34, P672