ANALOG CIRCUIT-DESIGN OPTIMIZATION BASED ON SYMBOLIC SIMULATION AND SIMULATED ANNEALING

被引:133
作者
GIELEN, GGE
WALSCHARTS, HCC
SANSEN, WMC
机构
[1] National Fund of Scientific Research (Belgium) at the Laboratory Elektronika, Systemen, Automatisatie, en Technologie (ESAT), Departement Elektrotechniek, Katholieke Universiteit Leuven, B-3030, Heverlee
[2] Laboratory Elektronika, Systemen Automatisatie, en Technologie (ESAT), Departement Elektrotechniek, Katholieke Universiteit Leuven, B-3030, Heverlee
关键词
D O I
10.1109/4.102664
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A methodology for the automatic design optimization of analog integrated circuits is presented. A non-fixed-topology approach is realized as a result of combining the optimization program OPTIMAN with the symbolic simulator ISAAC. After selecting a circuit topology, the user invokes the symbolic simulator ISAAC to model the circuit. ISAAC generates both exact and simplified analytic expressions, describing the circuit's behavior. The model is then passed to the design optimization program OPTIMAN. This program is based on a generalized formulation of the analog design problem. For the selected topology, the independent design variables are automatically extracted and OPTIMAN sizes all elements to satisfy the performance constraints, thereby optimizing a user-defined design objective. The global optimization method being applied on the analytic circuit models is simulated annealing. Practical examples show that OPTIMAN quickly designs analog circuits, closely meeting the specifications, and that it is a flexible and reliable design and exploration tool. © 1990 IEEE
引用
收藏
页码:707 / 713
页数:7
相关论文
共 17 条
  • [1] Berkcan E., 1988, P 25 IEEE DAC, P369
  • [2] SAMURAI - A GENERAL AND EFFICIENT SIMULATED-ANNEALING SCHEDULE WITH FULLY ADAPTIVE ANNEALING PARAMETERS
    CATTHOOR, F
    DEMAN, H
    VANDEWALLE, J
    [J]. INTEGRATION-THE VLSI JOURNAL, 1988, 6 (02) : 147 - 178
  • [3] IDAC - AN INTERACTIVE DESIGN TOOL FOR ANALOG CMOS CIRCUITS
    DEGRAUWE, MGR
    NYS, O
    DIJKSTRA, E
    RIJMENANTS, J
    BITZ, S
    GOFFART, BLA
    VITTOZ, EA
    CSERVENY, S
    MEIXENBERGER, C
    VANDERSTAPPEN, G
    OGUEY, HJ
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (06) : 1106 - 1116
  • [4] BLADES - AN ARTIFICIAL-INTELLIGENCE APPROACH TO ANALOG CIRCUIT-DESIGN
    ELTURKY, F
    PERRY, EE
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (06) : 680 - 692
  • [5] GIELEN G, 1990, THESIS KATHOLIEKE U
  • [6] GIELEN G, 1989, P ESSCIRC, P252
  • [7] ISAAC - A SYMBOLIC SIMULATOR FOR ANALOG INTEGRATED-CIRCUITS
    GIELEN, GGE
    WALSCHARTS, HCC
    SANSEN, WMC
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (06) : 1587 - 1597
  • [8] GIELSEN G, 1990, P EUROPEAN DESIGN AU
  • [9] OASYS - A FRAMEWORK FOR ANALOG CIRCUIT SYNTHESIS
    HARJANI, R
    RUTENBAR, RA
    CARLEY, LR
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (12) : 1247 - 1266
  • [10] OPTIMIZATION BY SIMULATED ANNEALING
    KIRKPATRICK, S
    GELATT, CD
    VECCHI, MP
    [J]. SCIENCE, 1983, 220 (4598) : 671 - 680