共 9 条
[1]
Trace-driven memory simulation: a survey. Uhilg R A,Mudge T N. ACM Computing Surveys . 1997
[2]
MIDEE: smoothing branch and instruction cache miss penalties on deep pipelines microarchitecture[C]. Drach, N,Seznec, A. 1993. Proceedings of the 26th Annual International Symposium . 1993
[3]
Power4 System Microarchitecture WhitePaper[EB OL]. http: www-1. ibm. com servers eserver pseries hardwarewhitepapers power4. html . 2005
[4]
The mips R10000 superscalar microprocessor micro. Yeager K C. IEEE . 1996
[5]
the alpha 21264 microprocessor[J]. Kessler R E. Micro, IEEE . 1999
[6]
Computer architecture: a quantitative approach. John L Hennessy,David A Patterson. . 2002
[7]
Write buffer design for on-chip cache C]. Chu P P,Gottipati R. Computer Design: VLSI in Computers and Processors,1994. ICCD ’94. Proceedings. IEEE International Conference . 1994
[8]
Reducing energy and delay using efficient victim caches[C]. Memik G,Reinman G,Mangione-Smith W H. Low Power Electronics and Design, 2003. ISLPED ’03. Proceedings of the 2003 International Symposium . 2003
[9]
Performance tradeoffs in cache design[C]. Przybylski S,Horowitz M,Hennessy J. Computer Architecture, 1988. Conference Proceedings. 15th Annual International Symposium . 1988