共 5 条
- [1] A digitally controlled PLL for SoC applications. Thomas Olsson,Peter Nilsson. IEEE Journal of Solid-State Circuits . 2004
- [2] Cycle-domain simulator for phase-locked loops. NORMAN K J. Southwest Symp Mixed-SignalDesign . 2000
- [3] Behavioralanalysis of charge-pump PLL’s. DIEGO A,VALENTINO L,CARLA V. Proc IEEEInt Symp Circ and Syst . 1995
- [4] Behavioral modeling of charge pump phased lockedloops. PASCAL A,MICHAEL P K,CHRISTIAN M,et al. Proc IEEE Int Symp Circ and Syst . 1999
- [5] An all-digitalphase-locked loop with 50-cycle lock time suitable forhigh-performance microprocessors. JIM D,GERALD G,JIM L,et al. IEEE Journal of Solid State Circuits . 1995