A Mixed Mode Neural Network Circuitry for Object Recognition Application

被引:10
作者
Erkmen, Burcu [1 ]
Vural, Revna Acar [1 ]
Kahraman, Nihan [1 ]
Yildirim, Tulay [1 ]
机构
[1] Yildiz Tech Univ, Dept Elect & Commun Engn, TR-34220 Istanbul, Turkey
关键词
Neural circuitry; Conic Section Function Neural Networks; Object recognition; Mixed-mode design;
D O I
10.1007/s00034-012-9458-2
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A general purpose Conic Section Function Neural Network (CSFNN) circuitry in Very Large Scale Integration (VLSI) has been designed for an object recognition application. CSFNN is capable of making open and closed decision regions by combining the propagation rules of Radial Basis Functions (RBF) and Multilayer Perceptrons (MLP) on a single neural network with a unique propagation rule. Chip-in-the-loop learning technique was used during the training process. Utilizing mixed-mode hardware techniques, the inputs of the network and the feedforward signals are all analog while the control unit and storage of the network parameters are fully digital. CSFNN circuitry architecture is problem independent and consists of 16 inputs, 16 hidden layer neurons and 8 outputs. Inheriting the merits of CSFNN, the circuitry has good recognition performance on several objects with invariance to pose, lighting, and brightness. The designed hardware achieved a good recognition performance by means of both accuracy and computational time comparable to CSFNN software.
引用
收藏
页码:29 / 46
页数:18
相关论文
共 33 条
[1]  
Baker J., 1997, CMOS CIRCUIT DESIGN
[2]  
BIBYK S, 1990, 1990 IEEE INTERNATIONAL SYMP ON CIRCUITS AND SYSTEMS, VOLS 1-4, P3283, DOI 10.1109/ISCAS.1990.112713
[3]  
Bo G. M., 1996, Proceedings of the Fifth International Conference on Microelectronics for Neural Networks and Fuzzy Systems. MicroNeuro'96, P103, DOI 10.1109/MNNFS.1996.493778
[4]  
Cairns G., 1994, Proceedings of the Fourth International Conference on Microelectronics for Neural Networks and Fuzzy Systems, P67, DOI 10.1109/ICMNN.1994.593184
[5]  
Cauwenberghs G., 1999, Learning on Silicon-Adaptive VLSINeural Systems
[6]   A Neuron-MOS-Based VLSI Implementation of Pulse-Coupled Neural Networks for Image Feature Generation [J].
Chen, Jun ;
Shibata, Tadashi .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (06) :1143-1153
[7]  
Cohen S., 2001, Multiple Classifier Systems. Second International Workshop, MCS 2001. Proceedings (Lecture Notes in Computer Science Vol.2096), P440
[8]   UNIFIED FRAMEWORK FOR MLPS AND RBFNS - INTRODUCING CONIC SECTION FUNCTION NETWORKS [J].
DORFFNER, G .
CYBERNETICS AND SYSTEMS, 1994, 25 (04) :511-554
[9]  
Erkmen B., 2007, THESIS YILDIZ TU TUR
[10]   Obtaining decision boundaries of CSFNN neurons using current mode analog circuitry [J].
Erkmen, Burcu ;
Yildirim, Tuelay .
2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, :807-810