Fundamentals of silicon material properties for successful exploitation of strain engineering in modern CMOS manufacturing

被引:155
作者
Chidambaram, PR [1 ]
Bowen, C [1 ]
Chakravarthi, S [1 ]
Machala, C [1 ]
Wise, R [1 ]
机构
[1] Texas Instruments Inc, Dallas, TX 75243 USA
关键词
CMOS; defect; device; diffusion; dislocation; electron; hole; intrinsic; isolation; layout; metrology; mobility; model; NMOS; PMOS; process; SiGe; strain; stress; temperature;
D O I
10.1109/TED.2006.872912
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Semiconductor industry has increasingly resorted to strain as a means of realizing the required node-to-node transistor performance improvements. Straining silicon fundamentally changes the mechanical, electrical (band structure and mobility), and chemical (diffusion and activation) properties. As silicon is strained and subjected to high-temperature thermal processing, it undergoes mechanical deformations that create defects, which may significantly limit yield. Engineers have to manipulate these properties of silicon to balance the performance gains against defect generation. This paper will elucidate the current understanding and ongoing published efforts on all these critical properties in bulk strained silicon. The manifestation of these properties in CMOS transistor performance and designs that successfully harness strain is reviewed in the last section. Current manufacturable strained-silicon technologies are reviewed with particular emphasis on scalability. A detailed case study on recessed silicon germanium transistors illustrates the application of the fundamentals to optimal transistor design.
引用
收藏
页码:944 / 964
页数:21
相关论文
共 181 条
[1]   STRAIN-INDUCED TWO-DIMENSIONAL ELECTRON-GAS IN SELECTIVELY DOPED SI/SIXGE1-X SUPERLATTICES [J].
ABSTREITER, G ;
BRUGGER, H ;
WOLF, T ;
JORKE, H ;
HERZOG, HJ .
PHYSICAL REVIEW LETTERS, 1985, 54 (22) :2441-2444
[2]  
AHLGREN T, 2000, 16 INT C APPL ACC RE
[3]   First principles calculations of dopant solubility based on strain compensation and direct binding between dopants and group IV impurities [J].
Ahn, C ;
Diebel, M ;
Dunham, ST .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2006, 24 (02) :700-704
[4]  
[Anonymous], IEDM
[5]  
*ANS INC, 1998, ANS MAN
[6]   Arsenic segregation, pairing and mobility on the cores of partial dislocations in silicon [J].
Antonelli, A ;
Justo, JF ;
Fazzio, A .
JOURNAL OF PHYSICS-CONDENSED MATTER, 2002, 14 (48) :12761-12765
[7]   PRESSURE EFFECTS ON SELF-DIFFUSION IN SILICON [J].
ANTONELLI, A ;
BERNHOLC, J .
PHYSICAL REVIEW B, 1989, 40 (15) :10643-10646
[8]  
Arnaud F, 2004, 2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P10
[9]   Thermodynamics of diffusion under pressure and stress: Relation to point defect mechanisms [J].
Aziz, MJ .
APPLIED PHYSICS LETTERS, 1997, 70 (21) :2810-2812
[10]   A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 μm2 SRAM cell [J].
Bai, P ;
Auth, C ;
Balakrishnan, S ;
Bost, M ;
Brain, R ;
Chikarmane, V ;
Heussner, R ;
Hussein, M ;
Hwang, J ;
Ingerly, D ;
James, R ;
Jeong, J ;
Kenyon, C ;
Lee, E ;
Lee, SH ;
Lindert, N ;
Liu, M ;
Ma, Z ;
Marieb, T ;
Murthy, A ;
Nagisetty, R ;
Natarajan, S ;
Neirynck, J ;
Ott, A ;
Parker, C ;
Sebastian, J ;
Shaheed, R ;
Sivakurnar, S ;
Steigerwald, J ;
Tyagi, S ;
Weber, C ;
Woolery, B ;
Yeoh, A ;
Zhang, K ;
Bohr, M .
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, :657-660