DSM: A Heuristic Dynamic Spiral Mapping algorithm for network on chip

被引：23

作者：

Mehran, Armin ^{[1
,2
]}

Khademzadeh, Ahmad ^{[1
]}

Saeidi, Samira ^{[2
,3
]}

机构：

[1] Iran Telecom Res Ctr, Tehran, Iran

[2] Islamic Azad Univ, CE Dept, Tehran Ctr Branch, Tehran, Iran

[3] Islamic Azad Univ, CE Dept, Sci & Res Branch, Tehran, Iran

来源：

IEICE ELECTRONICS EXPRESS | 2008年 / 5卷 / 13期

关键词：

network on chip; dynamic mapping algorithm; task graph;

D O I：

10.1587/elex.5.464

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a heuristic Dynamic Spiral Mapping (DSM) algorithm for 2-D mesh topologies is proposed. Based on the DSM we have presented two different approaches: the Full Dynamic Spiral Mapping (FDSM) and the Partial Dynamic Spiral Mapping (PDSM). To compare the efficacy of the algorithm, the reconfiguration time of the FDSM and PDSM are compared. The experimental results of almost 100 simple and complex scenarios with synthetic traffic profiles reveal that in 82% of simulation cases, the PDSM has less reconfiguration time comparing to the FDSM.

引用

页码：464 / 471

页数：8

共 8 条

[1]

Carvalho E, 2007, P IEEE RAP SYST PROT, P34

[2]

Guerrier P., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P250, DOI 10.1109/DATE.2000.840047

[3] Energy-aware mapping for tile-based NoC architectures under performance constraints [J].

Hu, JC ;

Marculescu, R .

ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, :233-239

[4]

Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885

[5]

Lei T, 2003, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P180

[6] Spiral: A heuristic mapping algorithm for network on chip [J].

Mehran, Armin ;

Saeidi, Samira ;

Khademzadeh, Ahmad ;

Afzali-Kusha, Ali .

IEICE ELECTRONICS EXPRESS, 2007, 4 (15) :478-484

[7]

SAEIDI S, 2007, ISSCS 2007 PID360581

[8]

UMIT Y, 2005, P CODES ISSS 05 NEW, P69

← 1 →