Test set selection for structural faults in analog IC's

被引:19
作者
Devarayanadurg, G [3 ]
Soma, M
Goteti, P
Huynh, SD
机构
[1] Univ Washington, Dept Elect Engn, Seattle, WA 98195 USA
[2] Silicon Graph Inc, Mountain View, CA 94041 USA
[3] Intel Corp, Technol CAD Dept, Santa Clara, CA 95052 USA
关键词
analog; fault; Monte Carlo; optimization; testing;
D O I
10.1109/43.771183
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we present methods for constructing optimal tests to detect structural faults in analog integrated circuits in the presence of process, variation. The analog test determination problem is formulated as selecting an optimal subset from an initial large set of tests with optimality criteria defined in terms of fault coverage and fault separation on a given fault set. The process variation may be represented either deterministically by box constraints or statistically as random variables. Each of these representations require different methods for computing the detectabilities, In the deterministic case, the detectability measures are computed by a combination of analytical and numerical optimization techniques. Such an approach helps reduce the number of simulations by up to three times over traditional Monte Carlo methods, This approach produces more compact test sets compared to a linear sensitivity analysis while being closer in accuracy to the Monte Carlo method, In the statistical case, the detectability measures are computed as separation distances between the good and faulty distributions. These distributions, represented nonparametrically;. are generated by, traditional Monte Carlo techniques. Once the deterministic or statistical detectabilities are computed for the entire test set, a test compaction step is performed cr;which is a covering problem, On solving this covering problem we get a test set with optimal fault coverage and fault separation.
引用
收藏
页码:1026 / 1039
页数:14
相关论文
共 29 条
[1]   CLP-based multifrequency test generation for analog circuits [J].
Abderrahman, A ;
Cerny, E ;
Kaminska, B .
15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, :158-165
[2]  
[Anonymous], P INT C COMP AID DES
[3]  
[Anonymous], 1979, Monte Carlo Methods, DOI DOI 10.1007/978-94-009-5819-7
[4]  
[Anonymous], P INT C COMP AID DES
[5]   LIMSoft: Automated tool for design and test integration of analog circuits [J].
BenHamida, N ;
Saab, K ;
Marche, D ;
Kaminska, B ;
Quesnel, G .
INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, :571-580
[6]  
Box GEP, 1987, Empirical model-building and response surfaces
[7]   STATISTICAL MODELING FOR EFFICIENT PARAMETRIC YIELD ESTIMATION OF MOS VLSI CIRCUITS [J].
COX, P ;
YANG, P ;
MAHANTSHETTI, SS ;
CHATTERJEE, P .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (01) :391-398
[8]   TEST SCHEDULING AND CONTROL FOR VLSI BUILT-IN SELF-TEST [J].
CRAIG, GL ;
KIME, CR ;
SALUJA, KK .
IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (09) :1099-1109
[9]  
Fletcher R., 1981, PRACTICAL METHODS OP
[10]  
*FLUK CORP, 1994, TEST MEAS CAT, P130