An energy efficient Rate Selection Algorithm for voltage quantized dynamic voltage scaling

被引:12
作者
Chandrasena, LH [1 ]
Chandrasena, P [1 ]
Liebelt, NJ [1 ]
机构
[1] Univ Adelaide, Dept E&E Engn, Adelaide, SA 5005, Australia
来源
ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS | 2001年
关键词
D O I
10.1109/ISSS.2001.957926
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a highly energy efficient alternative algorithm to tile conventional workload averaging technique for voltage quantized dynamic voltage scaling. This algorithm incorporates the strengths of the conventional workload averaging technique and our previously proposed Rate Selection Algorithm, resulting in higher energy savings while minimizing the buffer size requirement and improving the overall system stability by minimizing the number of voltage transitions. Our experimental work using the Forward Mapped Inverse Discrete Cosine Transform computation (FMIDCT) as the variable workload computation, nine 300-frame MPEG-2 video sequences as the test data, and a 4-level voltage quantization shows that our algorithm produces better energy savings in all test cases when compared to the workload averaging technique, and the maximum energy saving for the test cases was 23%.
引用
收藏
页码:124 / 129
页数:6
相关论文
共 5 条
[1]  
CHANDRASENA LH, 2000, INT S LOW POW EL DES
[2]   Embedded power supply for low-power DSP [J].
Gutnik, V ;
Chandrakasan, AP .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (04) :425-435
[3]  
ISHIHARA T, 1998, INT S LOW POW EL DES
[4]  
McMillan L., 1992, DCC '92. Data Compression Conference (Cat. No.92TH0436-6), P219, DOI 10.1109/DCC.1992.227459
[5]  
Nielsen L. S., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P391, DOI 10.1109/92.335008