Symbolic FSM traversals based on the transition relation

被引:3
作者
Cabodi, G [1 ]
Camurati, P [1 ]
机构
[1] UNIV UDINE, DIPARTIMENTO MATEMAT & INFORMAT, I-33100 UDINE, ITALY
关键词
D O I
10.1109/43.631208
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We define the new ''exist'' generalized cofactor and image restrictor, a Boolean operator that supports the distributivity of conjunction and existential quantification. It finds a major application in existentially quantified products, like the transition relations that describe the sequential behavior of synchronous sequential circuits. We prove that the ''exist'' cofactor extends and includes the previous uses of the cofactor as an image restrictor. Aware of the fact that cofactoring sometimes makes binary decision diagrams (BDD's) more complex, we introduce selective cofactoring, i.e., we cofactor only subsets of functions, allowing a mix between cofactoring and conjunction. As a result, we propose an image computation method that includes techniques presented earlier. Experimental results show that we are able to reduce memory peaks, to lower overall memory occupation, and to reduce CPU time for symbolic traversal of some large benchmark circuits. We are also able to present experimental evidence on circuits that, to the best of our knowledge, have not yet been traversed.
引用
收藏
页码:448 / 457
页数:10
相关论文
共 34 条
[1]  
[Anonymous], 1989, SYSTEMS ISCAS
[2]  
Brace K. S., 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P40, DOI 10.1109/DAC.1990.114826
[3]  
Brown F.M., 1990, Boolean Reasoning: The Logic of Boolean Equations
[4]  
BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
[5]  
BRYANT RE, 1992, COMPUT SURV, V24, P293, DOI 10.1145/136035.136043
[6]   SYMBOLIC MODEL CHECKING FOR SEQUENTIAL-CIRCUIT VERIFICATION [J].
BURCH, JR ;
CLARKE, EM ;
LONG, DE ;
MCMILLAN, KL ;
DILL, DL .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (04) :401-424
[7]  
BURCH JR, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P403, DOI 10.1145/127601.127702
[8]  
BURCH JR, 1990, DAC, V27, P46
[9]  
Cabodi G., 1993, Journal of Electronic Testing: Theory and Applications, V4, P11, DOI 10.1007/BF00971936
[10]  
Cabodi G., 1993, Proceedings 1993 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.93CH3335-7), P299, DOI 10.1109/ICCD.1993.393362