Neuromorphic silicon neuron circuits

被引:946
作者
Indiveri, Giacomo [1 ,2 ]
Linares-Barranco, Bernabe [3 ]
Hamilton, Tara Julia [4 ]
van Schaik, Andre [5 ]
Etienne-Cummings, Ralph [6 ]
Delbruck, Tobi [1 ,2 ]
Liu, Shih-Chii [1 ,2 ]
Dudek, Piotr [7 ]
Hafliger, Philipp [8 ]
Renaud, Sylvie [9 ,10 ]
Schemmel, Johannes [11 ]
Cauwenberghs, Gert [12 ,13 ]
Arthur, John [14 ]
Hynna, Kai [14 ]
Folowosele, Fopefolu [6 ]
Saighi, Sylvain [9 ,10 ]
Serrano-Gotarredona, Teresa [3 ]
Wijekoon, Jayawan [7 ]
Wang, Yingxue [15 ]
Boahen, Kwabena [14 ]
机构
[1] Univ Zurich, Inst Neuroinformat, CH-8057 Zurich, Switzerland
[2] ETH, Zurich, Switzerland
[3] Natl Microelect Ctr, Inst Microelect Sevilla, Seville, Spain
[4] Univ New S Wales, Sch Elect Engn & Telecommun, Sydney, NSW 2052, Australia
[5] Univ Sydney, Sch Elect & Informat Engn, Sydney, NSW 2006, Australia
[6] Johns Hopkins Univ, Whiting Sch Engn, Baltimore, MD USA
[7] Univ Manchester, Sch Elect & Elect Engn, Manchester, Lancs, England
[8] Univ Oslo, Dept Informat, N-0316 Oslo, Norway
[9] Bordeaux Univ, Lab Integrat Mat Syst, Bordeaux, France
[10] IMS CNRS Lab, Bordeaux, France
[11] Heidelberg Univ, Kirchhoff Inst Phys, Heidelberg, Germany
[12] Univ Calif San Diego, Dept Bioengn, La Jolla, CA 92093 USA
[13] Univ Calif San Diego, Inst Neural Computat, La Jolla, CA 92093 USA
[14] Stanford Univ, Stanford Bioengn, Stanford, CA 94305 USA
[15] Howard Hughes Med Inst, Ashburn, VA USA
基金
欧洲研究理事会; 英国工程与自然科学研究理事会; 澳大利亚研究理事会; 瑞士国家科学基金会;
关键词
analog VLSI; subthreshold; spiking; integrate and fire; conductance based; adaptive exponential; log-domain; circuit; SPIKING NEURONS; SYNAPTIC PLASTICITY; ANALOG; MODEL; NETWORKS; DYNAMICS; CALIBRATION; SIMULATION; DENDRITES; SYNAPSES;
D O I
10.3389/fnins.2011.00073
中图分类号
Q189 [神经科学];
学科分类号
071006 ;
摘要
Hardware implementations of spiking neurons can be extremely useful for a large variety of applications, ranging from high-speed modeling of large-scale neural systems to real-time behaving systems, to bidirectional brain-machine interfaces. The specific circuit solutions used to implement silicon neurons depend on the application requirements. In this paper we describe the most common building blocks and techniques used to implement these circuits, and present an overview of a wide range of neuromorphic silicon neurons, which implement different computational models, ranging from biophysically realistic and conductance-based Hodgkin-Huxley models to bi-dimensional generalized adaptive integrate and fire models. We compare the different design methodologies used for each silicon neuron design described, and demonstrate their features with experimental results, measured from a wide range of fabricated VLSI chips.
引用
收藏
页数:23
相关论文
共 103 条
[1]  
[Anonymous], 2001, WORLD C NEUR ARGESIM
[2]   A Five-Decade Dynamic-Range Ambient-Light-Independent Calibrated Signed-Spatial-Contrast AER Retina With 0.1-ms Latency and Optional Time-to-First-Spike Mode [J].
Antonio Lenero-Bardallo, Juan ;
Serrano-Gotarredona, Teresa ;
Linares-Barranco, Bernabe .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (10) :2632-2643
[3]   Synchrony in silicon: The gamma rhythm [J].
Arthur, John V. ;
Boahen, Kwabena A. .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 2007, 18 (06) :1815-1825
[4]  
Arthur JV, 2004, IEEE IJCNN, P1699
[5]  
Azadmehr M, 2005, IEEE INT SYMP CIRC S, P2751
[6]  
Bartolozzi Chiara, 2006, 2006 IEEE Biomedical Circuits and Systems Conference - Healthcare Technology (BioCas), P130, DOI 10.1109/BIOCAS.2006.4600325
[7]   Synaptic dynamics in analog VLSI [J].
Bartolozzi, Chiara ;
Indiveri, Giacomo .
NEURAL COMPUTATION, 2007, 19 (10) :2581-2603
[8]   Global scaling of synaptic efficacy: Homeostasis in silicon synapses [J].
Bartolozzi, Chiara ;
Indiveri, Giacomo .
NEUROCOMPUTING, 2009, 72 (4-6) :726-731
[9]   Neural Dynamics in Reconfigurable Silicon [J].
Basu, Arindam ;
Ramakrishnan, Shubha ;
Petre, Csaba ;
Koziol, Scott ;
Brink, Stephen ;
Hasler, Paul E. .
IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2010, 4 (05) :311-319
[10]   Point-to-point connectivity between neuromorphic chips using address events [J].
Boahen, KA .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2000, 47 (05) :416-434