Three-Phase PLLs: A Review of Recent Advances

被引:646
作者
Golestan, Saeed [1 ]
Guerrero, Josep M. [1 ]
Vasquez, Juan C. [1 ]
机构
[1] Aalborg Univ, Dept Energy Technol, DK-9220 Aalborg, Denmark
关键词
Frequency detection; phase detection; phase-locked loop (PLL); synchronization; synchronous reference frame PLL (SRF-PLL); PHASE-LOCKED-LOOP; CONNECTED POWER CONVERTERS; REFERENCE-FRAME PLL; GRID SYNCHRONIZATION; RESONANT-INVERTER; PIEZOELECTRIC TRANSFORMER; SYMMETRICAL COMPONENTS; FREQUENCY; IMPLEMENTATION; SYSTEM;
D O I
10.1109/TPEL.2016.2565642
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
080906 [电磁信息功能材料与结构]; 082806 [农业信息与电气工程];
摘要
A phase-locked loop (PLL) is a nonlinear negative-feedback control system that synchronizes its output in frequency as well as in phase with its input. PLLs are now widely used for the synchronization of power-electronics-based converters and also for monitoring and control purposes in different engineering fields. In recent years, there have been many attempts to design more advanced PLLs for three-phase applications. The aim of this paper is to provide overviews of these attempts, which can be very useful for engineers and academic researchers.
引用
收藏
页码:1894 / 1907
页数:14
相关论文
共 120 条
[1]
Synchronization techniques for power quality instruments [J].
Aiello, Massimo ;
Cataliotti, Antonio. ;
Cosentino, Valentina ;
Nuccio, Salvatore .
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2007, 56 (05) :1511-1519
[2]
Synchronous weld pool oscillation for monitoring and control [J].
Andersen, K ;
Cook, GE ;
Barnett, RJ ;
Strauss, AM .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1997, 33 (02) :464-471
[3]
[Anonymous], 2009, MODERN CONTROL ENG
[4]
[Anonymous], 2014, ENHANCED PHASE LOCKE
[5]
[Anonymous], IEEE T IND IN PRESS
[6]
[Anonymous], THESIS
[7]
[Anonymous], NUCL POW ENG C BANG
[8]
Tuning software phase-locked loop for series-connected converters [J].
Awad, H ;
Svensson, J ;
Bollen, MJ .
IEEE TRANSACTIONS ON POWER DELIVERY, 2005, 20 (01) :300-308
[9]
Performance improvement of a three-phase phase-locked-loop algorithm under utility voltage disturbances using non-autonomous adaptive filters [J].
Bacon, Vinicius Dario ;
Oliveira da Silva, Sergio Augusto .
IET POWER ELECTRONICS, 2015, 8 (11) :2237-2250
[10]
Analysis and software implementation of a robust synchronizing PLL circuit based on the pq theory [J].
Barbosa Rolim, Luis Guilherme ;
Da Costa, Diogo Rodrigues, Jr. ;
Aredes, Mauricio .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2006, 53 (06) :1919-1926