A fault injection technique for VHDL behavioral-level models

被引：59

作者：

DeLong, TA ^{[1
]}

Johnson, BW ^{[1
]}

Profeta, JA ^{[1
]}

机构：

[1] UNION SWITCH & SIGNAL INC,ADV TECHNOL GRP,PITTSBURGH,PA

来源：

IEEE DESIGN & TEST OF COMPUTERS | 1996年 / 13卷 / 04期

关键词：

D O I：

10.1109/54.544533

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Designers are realizing the advantages of performing fault injection early, using simulation to inject faults into a model of the design rather than the actual system. The authors describe their technique for injecting faults into a system's VHDL behavioral-level model. To demonstrate the technique, they evaluate an embedded control system providing fail-safe operation in the railway industry.

引用

页码：24 / 33

页数：10

共 10 条

[1]

BAKER RL, 1988, P IEEE AIAA 8 DIG AV, P220

[2] FOCUS - AN EXPERIMENTAL ENVIRONMENT FOR FAULT SENSITIVITY ANALYSIS [J].

CHOI, GS ;

IYER, RK .

IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (12) :1515-1526

[3]

DELONG TA, 1994, THESIS U VIRGINIA

[4]

Karlsson J., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P140, DOI 10.1109/TEST.1991.519504

[5]

MCGOUGH J, 1988, P IEEE AIAA 8 DIG AV, P64

[6]

MCGOUGH JG, 1983, AUG P IEEE EASCON C, P299

[7]

Segall Z., 1988, Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers. FTCS-18 (Cat. No.88CH2543-7), P102, DOI 10.1109/FTCS.1988.5306

[8]

SMITH DT, 1995, P A REL MAI, P425, DOI 10.1109/RAMS.1995.513279

[9]

SMITH DT, 1995, P A REL MAI, P418, DOI 10.1109/RAMS.1995.513278

[10]

SMITH DT, 1993, THESIS U VIRGINIA

← 1 →