Frequency-based multilayer neural network with on-chip learning and enhanced neuron characterisitcs

被引:46
作者
Hikawa, H [1 ]
机构
[1] Oita Univ, Dept Comp Sci & Intelligent Syst, Oita 8701192, Japan
来源
IEEE TRANSACTIONS ON NEURAL NETWORKS | 1999年 / 10卷 / 03期
关键词
backpropagation; frequency modulation; FPGA; multilayer neural network; pulse mode operation;
D O I
10.1109/72.761711
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A new digital architecture of the frequency-based multilayer neural network (MNN) with on-chip learning is proposed. As the signal level is expressed by the frequency, the multiplier is replaced by a simple frequency converter, and the neuron unit uses the voting circuit as the nonlinear adder to improve the nonlinear characteristic, In addition, the pulse multiplier is employed to enhance the neuron characteristics. The backpropagation algorithm is modified for the on-chip learning, The proposed MNN architecture is implemented on field programmable gate arrays (FPGA's) and the various experiments are conducted to test the performance of the system. The experimental results show that the proposed neuron has a very good nonlinear function owing to the voting circuit. The learning behavior of the MNN with on-chip learning is also tested by experiments, which show that the proposed MNN has good learning and generalization capabilities, Simple and modular structure of the proposed MNN leads to a massive parallel and flexible network architecture, which is well suited for very large scale integration (VLSI) implementation.
引用
收藏
页码:545 / 553
页数:9
相关论文
共 11 条
[1]  
HIKAWA H, 1995, P IEEE INT C NEUR NE, V4, P1633
[2]  
HIKAWA H, 1997, P IEEE ISCAS 97, V1, P641
[3]   RANDOM NOISE EFFECTS IN PULSE-MODE DIGITAL MULTILAYER NEURAL NETWORKS [J].
KIM, YC ;
SHANBLATT, MA .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 1995, 6 (01) :220-229
[4]   ARCHITECTURE AND STATISTICAL-MODEL OF A PULSE-MODE DIGITAL MULTILAYER NEURAL-NETWORK [J].
KIM, YC ;
SHANBLATT, MA .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 1995, 6 (05) :1109-1118
[5]  
LEHMANN C, 1993, IEEE T NEURAL NETWOR, V4
[6]  
LIPMANN RP, 1987, IEEE ASSP MAGAZI APR, P4
[7]  
MARCHESI M, 1993, IEEE T NEURAL NETWOR, V4
[8]   VLSI IMPLEMENTATION OF SYNAPTIC WEIGHTING AND SUMMING IN PULSE CODED NEURAL-TYPE CELLS [J].
MOON, G ;
ZAGHLOUL, ME ;
NEWCOMB, RW .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 1992, 3 (03) :394-403
[9]  
PHAM CC, 1995, P 1995 ICNN, P1590
[10]   A PERFORMANCE ANALYSIS OF PULSE STREAM NEURAL AND FUZZY COMPUTING SYSTEMS [J].
REYNERI, LM .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (10) :642-660