Integrated electroless metallization for ULSI

被引:96
作者
Shacham-Diamand, Y [1 ]
Lopatin, S
机构
[1] Tel Aviv Univ, Fac Engn, Dept Phys Elect, IL-69978 Tel Aviv, Israel
[2] AMD, Sunnyvale, CA 94008 USA
关键词
electroless deposition; VLSI; multi-level interconnects; metallization; microelectronics;
D O I
10.1016/S0013-4686(99)00067-5
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
In this paper, we present a novel copper interconnect scheme where conducting, barrier and capping layers are deposited by electroless methods. Electroless copper deposition has been demonstrated for sub-0.25 mu m metallization on large silicon wafers. In this paper. we extend the use of electroless deposition for the layers under and above the copper. After a short overview of electroless copper and barriers deposition we describe some of the current process modules and the properties of the thin films. Next we review the individual layer properties, describe their integration, and discuss the highlights and problems of the integration of copper, barriers, and capping layers, all deposited by electroless methods, The integrated process Features deposition from an aqueous solution of copper and CoW alloys. The metals deposition is due to an electrochemical oxidation-reduction reaction that takes place on the liquid-solid interface. Electroless deposition is autocatalytic and the interconnect materials themselves can serve as seeds for some deposition solutions. In some cases, surface activation is required to initiate the autocatalytic process. We will discuss the issues of the seed layer and will present both 'wet' and 'dry' seeding methods. The deposition of both copper and the barrier layers is very conformal and we assume that the deposition rate is surface-reaction limited. In addition, we present recent results of the barrier material properties and experimental results of the fully integrated structure with and inlaid-copper technology. (C) 1999 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:3639 / 3649
页数:11
相关论文
共 18 条
[1]   PERFORMANCE OF TANTALUM-SILICON-NITRIDE DIFFUSION-BARRIERS BETWEEN COPPER AND SILICON DIOXIDE [J].
ANGYAL, MS ;
SHACHAMDIAMAND, Y ;
REID, JS ;
NICOLET, MA .
APPLIED PHYSICS LETTERS, 1995, 67 (15) :2152-2154
[2]  
Bangwei Z., 1996, MATER CHARACT, V37, P119
[3]  
DUBIN V, 1997, Patent No. 5695810
[4]   Selective and blanket electroless copper deposition for ultralarge scale integration [J].
Dubin, VM ;
ShachamDiamand, Y ;
Zhao, B ;
Vasudev, PK ;
Ting, CH .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1997, 144 (03) :898-908
[5]   SELECTIVE ELECTROLESS NI DEPOSITION ONTO PD-ACTIVATED SI FOR INTEGRATED-CIRCUIT FABRICATION [J].
DUBIN, VM ;
LOPATIN, SD ;
SOKOLOV, VG .
THIN SOLID FILMS, 1993, 226 (01) :94-98
[6]   THICK SELECTIVE ELECTROLESS-PLATED COBALT-NICKEL ALLOY CONTACTS TO COSI2 .1. MATERIAL PROPERTIES [J].
GEORGIOU, GE ;
BAIOCCHI, FA ;
LUFTMAN, HS ;
SHENG, TT ;
VASILE, MJ ;
KNOELL, RV .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1991, 138 (07) :2061-2069
[7]  
KIKKAWA T, 1998, P ADV MET C 1998 JAP
[8]   THERMAL-STABILITY OF NI-P AND NI-CU-P AMORPHOUS-ALLOYS [J].
KRASTEVA, N ;
FOTTY, V ;
ARMYANOV, S .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1994, 141 (10) :2864-2867
[9]  
LOPATIN S, 1996, P FALL MRS M BOST 2
[10]  
LOPATIN S, 1997, P ADV MET C SAN DIEG