A VLSI analog computer/digital computer accelerator

被引:70
作者
Cowan, GER [1 ]
Melville, RC [1 ]
Tsividis, YP [1 ]
机构
[1] Columbia Univ, Dept Elect Engn, New York, NY 10027 USA
基金
加拿大自然科学与工程研究理事会;
关键词
analog computers; analog integrated circuits; CMOS analog integrated circuits; coprocessor; differential equations; programmable circuits; stochastic differential equations; very-large-scale integration;
D O I
10.1109/JSSC.2005.858618
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The design of a single-chip VLSI analog computer fabricated in a 0.25-mu m CMOS process is described. It contains 80 integrators, 336 other linear and nonlinear analog functional blocks, switches for their interconnection, and circuitry to enable the system's programing and control. The IC is controlled, programmed and measured by a PC via a data acquisition card. This arrangement has been used to simulate ordinary differential equations (ODEs), partial differential equations, and stochastic differential equations with moderate accuracy, significantly faster than a modern workstation. Techniques for using the digital computer to refine the solution from the analog computer are presented. Solutions from the analog computer have been used to accelerate a digital computer's solution of the periodic steady state of an ODE by more than 10x. The IC occupies 1 cm(2) and consumes 300 mW. An analysis has been done showing that the analog computer dissipates 0.02% to 1% of the energy of a general purpose digital microprocessor and about 2% to 20% of the energy of a digital signal processor, when solving the same differential equation.
引用
收藏
页码:42 / 53
页数:12
相关论文
共 19 条
[1]   TUNABLE BICMOS CONTINUOUS-TIME FILTER FOR HIGH-FREQUENCY APPLICATIONS [J].
ALINI, R ;
BASCHIROTTO, A ;
CASTELLO, R .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (12) :1905-1915
[2]  
Ascher U.M., 1998, COMPUTER METHODS ORD, V61
[3]  
BRITHT A, 2005, IEEE ISSCC DIG TECH, P188
[4]   Analog simulation of the dynamics of a van der Pol oscillator coupled to a Duffing oscillator [J].
Chedjou, JC ;
Fotsin, HB ;
Woafo, P ;
Domngang, S .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2001, 48 (06) :748-757
[5]  
COWAN GER, 2005, IEEE ISSCC DIG TECH, V586, P82
[6]  
DUDEK P, 2000, P ISCAS, V2, P417
[7]   A NEW WIDE-BAND AMPLIFIER TECHNIQUE [J].
GILBERT, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1968, SC 3 (04) :353-+
[8]   A PRECISE 4-QUADRANT MULTIPLIER WITH SUBNANOSECOND RESPONSE [J].
GILBERT, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1968, SC 3 (04) :365-&
[9]  
Hayashi C., 1964, NONLINEAR OSCILLATIO
[10]   INCREASING DIGITAL COMPUTER EFFICIENCY WITH AID OF ERROR-CORRECTING ANALOG SUBROUTINES [J].
KARPLUS, WJ ;
RUSSELL, RA .
IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (08) :831-&