A case for intelligent RAM

被引：327

作者：

Patterson, D

Anderson, T

Cardwell, N

Fromm, R

Keeton, K

Kozyrakis, C

Thomas, R

Yelick, K

机构：

[1] University of California, Berkeley, CA

[2] ACM, IEEE

[3] Computer Science Division, UC Berkeley

来源：

IEEE MICRO | 1997年 / 17卷 / 02期

关键词：

D O I：

10.1109/40.592312

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Merging processing and memory into a single DRAM chip could revolutionize the semiconductor industry.

引用

页码：34 / 44

页数：11

共 19 条

[1] A 7.68GIPS 3.84GB/s 1W parallel image-processing RAM integrating a 16Mb DRAM and 128 processors [J].

Aimoto, Y ;

Kimura, T ;

Yabe, Y ;

Heiuchi, H ;

Nakazawa, Y ;

Motomura, M ;

Koga, T ;

Fujita, Y ;

Hamada, M ;

Tanigawa, T ;

Nobusawa, H ;

Koyama, K .

1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 :372-373

[2]

Barron I. M., 1978, The microprocessor and its application, P343

[3] Performance characterization of the Alpha 21164 microprocessor using TP and SPEC workloads [J].

Cvetanovic, Z ;

Bhandarkar, D .

SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1996, :270-280

[4]

DEERING MF, 1994, P SIGGRAPH 94, P167

[5]

ELLIOTT DG, 1992, P CUST INT CIRC C IE

[6]

Fillo M., 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture (Cat. No.95TB100012), P146, DOI 10.1109/MICRO.1995.476822

[7]

FROMM R, 1997, 24 ANN INT S COMP AR

[8]

GIACALONE G, 1996, P IEEE INT SOL STAT, P370

[9]

Hennessy John L., 1997, Computer Organization and Design: The Hardware/Software Interface, VSecond

[10]

Kogge P. M., 1995, Proceedings. Sixteenth Conference on Advanced Research in VLSI, P4, DOI 10.1109/ARVLSI.1995.515607

← 1 2 →