A neural network model for multilayer topological via minimization in a switchbox

被引:9
作者
Funabiki, N
Nishikawa, S
机构
[1] Department of Information and Computer Sciences, Faculty of Engineering Science, Osaka University, Toyonaka
关键词
D O I
10.1109/43.511580
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a new approach using a neural network model for the multilayer topological via minimization problem in a switchbox. Our algorithm consists of three steps: 1) dividing multiterminal nets into two-terminal nets, 2) finding a layer-assignment of the two-terminal nets by a neural network model so as to minimize the number of unassigned nets, and 3) embedding one via for each unassigned net by Marek-Sadowska's algorithm. The neural network model is composed of M x M processing elements to assign N two-terminal nets in an M-layer switchbox. The performance of our algorithm is verified by 15 benchmark problems where it can find optimum or near-optimum solutions. In the two-layer Burstein's switchbox, our algorithm finds a 15-via solution while the best known solution requires 20 vias.
引用
收藏
页码:1012 / 1020
页数:9
相关论文
共 19 条
[1]  
Burstein M., 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VCAD-2, P223, DOI 10.1109/TCAD.1983.1270040
[2]   EFFICIENT ALGORITHMS FOR LAYER ASSIGNMENT PROBLEM [J].
CHANG, KC ;
DU, DHC .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (01) :67-78
[3]  
CHEN RW, 1983, IEEE T CIRCUITS SYST, V30, P284, DOI 10.1109/TCS.1983.1085357
[4]   ON THE KAPPA-LAYER PLANAR SUBSET AND TOPOLOGICAL VIA MINIMIZATION PROBLEMS [J].
CONG, JS ;
LIU, CL .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (08) :972-981
[5]   A GENERAL AND FLEXIBLE SWITCHBOX ROUTER - CARIOCA [J].
DUBOIS, PF ;
PUISSOCHET, A ;
TAGANT, AM .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (12) :1307-1317
[6]   A NEURAL-NETWORK APPROACH TO TOPOLOGICAL VIA-MINIMIZATION PROBLEMSLR946 [J].
FUNABIKI, N ;
TAKEFUJI, Y .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (06) :770-779
[7]  
HASHIMOTO A, 1971, P 8 DES AUT WORKSH, P155
[8]  
HOPFIELD JJ, 1985, BIOL CYBERN, V52, P141
[9]  
Hsu C.-P., 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VCAD-2, P235
[10]   AN UNCONSTRAINED TOPOLOGICAL VIA MINIMIZATION PROBLEM FOR 2-LAYER ROUTING [J].
MAREKSADOWSKA, M .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1984, 3 (03) :184-190