Do's and don'ts with the agilent's G-link chipset

被引:5
作者
Aloisio, A [1 ]
Cevenini, F
Izzo, V
机构
[1] Ist Nazl Fis Nucl, Sez Napoli, I-80126 Naples, Italy
[2] Univ Naples Federico II, Dipartimento Sci Fisiche, I-80126 Naples, Italy
关键词
data acquisition; jitter; noise generators; phase locked loop; serial links;
D O I
10.1109/TNS.2006.874143
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The Agilent's G-Link serializers-deserializers are long lasting and widely used devices to implement serial links in the range of similar to 1 Gbit/s on copper and fibres. They feature a wide clocking window spanning the 13-70 MHz range, the ability to compensate for a constant phase delay in the clock distribution between the Tx and Rx node, low and deterministic link latency. All that makes this old-fashioned, power-hungry bipolar chipset still a popular choice in the design of modern trigger and data acquisition systems. The last entry in the family, named HDMP-103xA, has been released in the second half of 2001, as a drop-in replacement for the previous HDMP-103x silicon version. Despite the recent upgrade, the latest G-Link chip-set still suffers from subtle misbehaviors and undocumented bugs which may jeopardize even a very conservative design. In this paper we report our experience with G-Link during the design and test of the optical link for Level-1 Muon Trigger of the ATLAS experiment. We describe an ad-hoc platform developed for debugging the link and present the results of tests conducted in the lab.
引用
收藏
页码:795 / 800
页数:6
相关论文
共 10 条
[1]  
*AG, AG HDMP1032A 1034A T
[2]  
*ATLAS COLL, 1998, LEV 1 TRIGG TDR
[3]   A 0.13-μm CMOS serializer for data and trigger optical links in particle physics experiments [J].
Cervelli, G ;
Marchioro, A ;
Moreira, P .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (03) :836-841
[4]  
GRAY P, ANAL DESIGN ANALOG I, P722
[5]  
*TEX INSTR, 2003, TLK1501 0 6 1 5 GHYS
[6]  
*TEX INSTR, 2001, SCLK2501 SONET SDH M
[7]  
YEN CS, 1992, HEWLETT-PACKARD J, V43, P103
[8]  
YEN CS, 1992, P IEEE INT SOL STAT, P226
[9]  
2002, DS92LV16 DESIGN GUID
[10]  
2004, SINGLE CHANNEL HOTLI