Power dissipation analysis and optimization of deep submicron CMOS digital circuits

被引:101
作者
Gu, RX [1 ]
Elmasry, MI [1 ]
机构
[1] UNIV WATERLOO,DEPT ELECT & COMP ENGN,WATERLOO,ON N2L 3G1,CANADA
基金
加拿大自然科学与工程研究理事会;
关键词
D O I
10.1109/4.509853
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper introduces a simple analytical model for estimating standby and switching power dissipation in deep submicron CMOS digital circuits. The model is based on Berkeley Short-Channel IGFET model and fits HSPICE simulation results well. Static and dynamic power analysis for various threshold voltages is addressed. A design methodology to minimize the power-delay product by selecting the lower and upper bounds of the supply and threshold voltages is presented. The effects of the supply voltage, the threshold voltage, and eta, which reflects the drain induced barrier lowing, are also addressed.
引用
收藏
页码:707 / 713
页数:7
相关论文
共 9 条
[1]  
BURNS JR, 1964, RCA REV, P627
[2]  
Davari B., 1988, International Electron Devices Meeting. Technical Digest (IEEE Cat. No.88CH2528-8), P56, DOI 10.1109/IEDM.1988.32749
[3]   LOW-POWER 1/2 FREQUENCY-DIVIDERS USING 0.1-MU-M CMOS CIRCUITS BUILT WITH ULTRATHIN SIMOX SUBSTRATES [J].
FUJISHIMA, M ;
ASADA, K ;
OMURA, Y ;
IZUMI, K .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (04) :510-512
[4]  
LEE KF, 1994, P IEEE INT EL DEV M, P131
[5]   TRADING SPEED FOR LOW-POWER BY CHOICE OF SUPPLY AND THRESHOLD VOLTAGES [J].
LIU, D ;
SVENSSON, C .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (01) :10-17
[6]   POSSIBILITIES OF DEEP-SUBMICROMETER CMOS FOR VERY-HIGH-SPEED COMPUTER LOGIC [J].
MASAKI, A .
PROCEEDINGS OF THE IEEE, 1993, 81 (09) :1311-1324
[7]  
SHAHIDI GG, 1993, P DIG PAP S VLSI TEC, P27
[8]   BSIM - BERKELEY SHORT-CHANNEL IGFET MODEL FOR MOS-TRANSISTORS [J].
SHEU, BJ ;
SCHARFETTER, DL ;
KO, PK ;
JENG, MC .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (04) :558-566
[9]  
SHOJI M, 1988, CMOS DIGITAL CIRCUIT