Performance evaluation and optimization in low-cost cellular SIMD systems

被引:2
作者
Broggi, A [1 ]
Gregoretti, F [1 ]
机构
[1] POLITECN TORINO, DIPARTIMENTO ELETTRON, TURIN, ITALY
来源
MICROPROCESSING AND MICROPROGRAMMING | 1996年 / 41卷 / 8-9期
关键词
performance evaluation; massively parallel architectures; image processing;
D O I
10.1016/0165-6074(96)00008-7
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Low-cost massively parallel architectures are generally characterized by a number of processors which is often far lower that the size of the data set, and by a limited amount of memory owned by each Processing Element, As a consequence, low-cost mesh-connected architectures can utilize only a specific processor virtualization mechanism which is based on the sequential scanning of the data set stored in an external memory, As a consequence of this virtualization mechanism, applications must be developed according to some precise criteria, This paper presents the optimization of some key parameters for the improvement of system performance. These optimizations are validated through an image processing case study.
引用
收藏
页码:659 / 678
页数:20
相关论文
共 21 条
[1]   PARALLEL THINNING OF BINARY PICTURES [J].
ARCELLI, C ;
CORDELLA, L ;
LEVIALDI, S .
ELECTRONICS LETTERS, 1975, 11 (07) :148-149
[2]  
Broggi A., 1994, Proceedings of the First International Conference on Massively Parallel Computing Systems (MPCS). The Challenges of General-Purpose and Special-Purpose Computing, P334, DOI 10.1109/MPCS.1994.367061
[3]  
BROGGI A, 1994, P MPCS IEEE INT C MA
[4]  
Conte G., 1991, CAD Accelerators. Proceedings of the International Workshop on Hardware Accelerators for CAD, P177
[5]   RECONFIGURING THE BOUNDARIES OF A MESH-CONNECTED ARRAY OF PROCESSORS WITH RUN-TIME PROGRAMMABLE LOGIC [J].
CUCCHIARA, R ;
CINOTTI, TS ;
NERI, G ;
RUSTICHELLI, G .
MICROPROCESSORS AND MICROSYSTEMS, 1993, 17 (02) :67-73
[6]  
CUCCHIARA R, 1993, THESIS U STUD BOL DE
[7]  
CUCCHIARA R, 1994, PSF94 PAR SYST FAIR
[8]  
Duff M., 1979, Advances in Digital Image Processing. Theory, Application, Implementation, P265
[9]  
DUFF M, 1973, PATTERN RECOGN, V15, P229
[10]   CLIP-4 PARALLEL PROCESSING SYSTEM [J].
FOUNTAIN, TJ ;
GOETCHERIAN, V .
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1980, 127 (05) :219-224