Real-time FPGA-based architecture for bicubic interpolation:: An application for digital image scaling

被引：37

作者：

Nuño-Maganda, MA ^{[1
]}

Arias-Estrada, MO ^{[1
]}

机构：

[1] INAOE, Puebla, Mexico

来源：

2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2005) | 2005年

关键词：

D O I：

10.1109/RECONFIG.2005.34

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

One of the most extended algorithms for image scaling is bicubic interpolation. In this paper a Hardware Architecture for Bicubic Interpolation (HABI) is proposed The HABI proposed is integrated by three main blocks: the first one generates the interpolation coefficients, which implement.,; the bicubic function to be used in HABI: the second one performs the interpolation process and the third one is a control unit that synchronizes the processing and the pipeline stages. The architecture work with monochromatic images, but it can extended for working with RGB color images. Our design description is coded in Handel-C language and implemented on a Xilinx Virtex II Pro FPGA. The proposed system runs 10 times faster than an Intel Pentium 4-based PC at 2.4 Ghz. Comparison with other related works are provided.

引用

页码：1 / 8

页数：8