Low-leakage germanium-seeded laterally-crystallized single-grain 100-nm TFT's for vertical integration applications

被引:40
作者
Subramanian, V [1 ]
Toita, M
Ibrahim, NR
Souri, SJ
Saraswat, KC
机构
[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
[2] Asahi Kasei Microsyst Co Ltd, Tokyo 1510053, Japan
关键词
D O I
10.1109/55.772370
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We report on 100-nm channel-length thin-film transistors (TFT's) that are fabricated using germanium-seeded lateral crystallization of amorphous silicon. Germanium-seeding allows the fabrication of devices with control over grain boundary location, Its effectiveness improves with reduced device geometry, allowing "single-grain" device fabrication, In the first application of this technology to deep submicron devices, me report on 100-nm devices having excellent performance compared to conventional TFT's, which have randomly located grains. Devices have on-off ratio >10(6) and subthreshold slope of 107 mV/decade, attesting to the suitability of germanium-seeding for the fabrication of high-performance TFT's, suitable for use in vertically integrated three-dimensional (3-D) circuits.
引用
收藏
页码:341 / 343
页数:3
相关论文
共 7 条
[1]  
CHO HJ, 1998 S VLSI, P38
[2]  
Lee SW, 1996, IEEE ELECTR DEVICE L, V17, P160, DOI 10.1109/55.485160
[3]   CHARACTERISTICS AND 3-DIMENSIONAL INTEGRATION OF MOSFETS IN SMALL-GRAIN LPCVD POLYCRYSTALLINE SILICON [J].
MALHI, SDS ;
SHICHIJO, H ;
BANERJEE, SK ;
SUNDARESAN, R ;
ELAHY, M ;
POLLACK, GP ;
RICHARDSON, WF ;
SHAH, AH ;
HITE, LR ;
WOMACK, RH ;
CHATTERJEE, PK ;
LAM, HW .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) :258-281
[4]   APPEARANCE OF SINGLE-CRYSTALLINE PROPERTIES IN FINE-PATTERNED SI THIN-FILM TRANSISTORS (TFTS) BY SOLID-PHASE CRYSTALLIZATION (SPC) [J].
NOGUCHI, T .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1993, 32 (11A) :L1584-L1587
[5]   Leakage current mechanism in sub-micron polysilicon thin-film transistors [J].
Olasupo, KR ;
Hatalis, MK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (08) :1218-1223
[6]   High-performance germanium-seeded laterally crystallized TFT's for vertical device integration [J].
Subramanian, V ;
Saraswat, KC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (09) :1934-1939
[7]  
SUBRAMANIAN V, 1997 S VLSI, P97