Optimal modulation of flying capacitor and stacked multicell converters using a state machine decoder

被引:11
作者
McGrath, BP [1 ]
Meynard, TA [1 ]
Gateau, G [1 ]
Holmes, DG [1 ]
机构
[1] Univ Newcastle, Sch EECS, Callaghan, NSW 2308, Australia
来源
2005 IEEE 36TH POWER ELECTRONIC SPECIALISTS CONFERENCE (PESC), VOLS 1-3 | 2005年
关键词
D O I
10.1109/PESC.2005.1581855
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
Modulation of Flying Capacitor and Stacked Multicell Converters (SMC) is complicated by the fact that these converters have redundant states that achieve the some phase leg voltage output. Hence a modulator must use some secondary criteria such as cell voltage balancing to fully define the converter switched state. Alternatively, the modulator can be adapted to directly specify the cell states, such as has been proposed for the harmonically optimal Phase Disposition (PD) strategy. However the techniques reported to date can lead to uneven distribution of switching transitions between cells, and the synthesis of narrow switched phase leg pulses. This paper presents an improved strategy that decouples the tasks of voltage level selection and switching event distribution. Conventional PD and CSVPWM strategies are used to define the target voltage level for the converter, and a finite state machine is then used to distribute the transitions to the converter cells in a cyclical fashion. Experimental results for a four level Flying Capacitor inverter are presented, verifying that the natural balancing properties of this converter has been preserved, the cell switching utilization is equal and the expected harmonic gains of PD and CSVPWM compared to Phase Shifted Carrier PWM have been achieved.
引用
收藏
页码:1671 / 1677
页数:7
相关论文
共 9 条
[1]  
Calais M, 2001, IEEE POWER ELECTRON, P1351, DOI 10.1109/PESC.2001.954308
[2]  
Gateau G, 2001, IEEE POWER ELECTRON, P1583, DOI 10.1109/PESC.2001.954345
[3]   An improved carrier-based SVPWM method using leg voltage redundancies in generalized cascaded multilevel inverter topology [J].
Kang, DW ;
Lee, YH ;
Suh, BS ;
Choi, CH ;
Hyun, DS .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2003, 18 (01) :180-187
[4]  
Lee SG, 2001, IEEE POWER ELECTRON, P126, DOI 10.1109/PESC.2001.954006
[5]  
Lee YH, 2000, IEEE IND APPLIC SOC, P1996
[6]   Reduced common-mode modulation strategies for cascaded multilevel inverters [J].
Loh, PC ;
Holmes, DG ;
Fukuta, Y ;
Lipo, TA .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2003, 39 (05) :1386-1395
[7]   Optimized space vector switching sequences for multilevel inverters [J].
McGrath, BP ;
Holmes, DG ;
Lipo, T .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2003, 18 (06) :1293-1301
[8]  
McGrath BP, 2002, IEEE T IND ELECTRON, V49, P858, DOI [10.1109/TIE.2002.801073, 10.1109/TIE.2002.801073.]
[9]   Modeling of multilevel converters [J].
Meynard, TA ;
Fadel, M ;
Aouda, N .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1997, 44 (03) :356-364